| |
|
 |
PHILIPS[Philips Semiconductors]
|
| Part No. |
SAA2022 SAA2022GP
|
| OCR Text |
... CLK24 input signal stops. When recovering from "SLEEP" mode the PWRDWN pin should be driven LOW and the chip reset with a pulse of at least 15 s duration. CLK24 This is the 24.576 MHz clock input and should be connected directly to the SAA... |
| Description |
Tape formatting and error correction for the DCC system
|
| File Size |
197.55K /
52 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
CMLMICRO[CML Microcircuits]
|
| Part No. |
MX809 MX809J
|
| OCR Text |
...
RX input timing is achieved by recovering an RX clock from the incoming data stream. Output tones are timed to the internally generated TX clock. Filter, register clocks, and transmit MSK tone frequencies are derived internally from the ex... |
| Description |
1200bps MSK Modem
|
| File Size |
272.89K /
22 Page |
View
it Online |
Download Datasheet |
| |
|
|
Philips
|
| Part No. |
NE564
|
| OCR Text |
...uency of the VCO The process of recovering FSK signals involves the conversion of the PLL output into logic compatible signals. For high data rates, a considerable amount of carrier will be present at the output of the PLL due to the wideba... |
| Description |
Phase-locked loop
|
| File Size |
103.27K /
9 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
