| |
|
 |
Nanya Techology
|
| Part No. |
NT5DS32M8BW
|
| OCR Text |
...s is edge-aligned with data for reads and is center- aligned with data for writes ? differential clock inputs (ck and ck ) ? four internal banks for concurrent operation ? data mask (dm) for write data ? dll aligns dq and dqs transitions w... |
| Description |
(NT5DSxxMxBx) 256Mb DDR SDRAM
|
| File Size |
1,959.62K /
80 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
SILAN[Silan Microelectronics Joint-stock]
|
| Part No. |
SC16311
|
| OCR Text |
...
SC16311
Pin name Description
reads serial data at rising edge, and outputs data at falling edge. Initializes serial interface at rising or falling edge to make SC16311waiting for reception of command. Data input after STB has fallen is p... |
| Description |
VFD CONTROLLER/DRIVER
|
| File Size |
116.73K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
CYPRESS SEMICONDUCTOR CORP
|
| Part No. |
CY14B101K-SP25I CY14B101K-SP45CT
|
| OCR Text |
...e cy14b101k supports unlimited reads and writes just like a typical sram. in addition, it provides unlimited recall operations from the nonvolatile cells and up to 1 million store operations. sram read the cy14b101k performs a read cycle ... |
| Description |
NON-VOLATILE SRAM, PDSO48
|
| File Size |
609.11K /
23 Page |
View
it Online |
Download Datasheet |
| |
|
|
Nanya Techology
|
| Part No. |
NT5DS32M8BF NT5DS64M4BT
|
| OCR Text |
...s is edge-aligned with data for reads and is center- aligned with data for writes ? differential clock inputs (ck and ck ) ? four internal banks for concurrent operation ? data mask (dm) for write data ? dll aligns dq and dqs transitions w... |
| Description |
(NT5DSxxMxBx) 256Mb DDR SDRAM
|
| File Size |
1,953.01K /
80 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
