| |
|
 |
INTEL CORP
|
| Part No. |
DE28F800F3B95 DE28F800F3T80
|
| OCR Text |
...t performance synchronous burst reads ? making it an ideal memory solution for burst cpus. the intel 3 volt fast boot block flash memory also supports asynchronous page mode operation for non-clocked memory subsystems. combining high read ... |
| Description |
512K X 16 FLASH 3V PROM, 95 ns, PDSO56
512K X 16 FLASH 3V PROM, 80 ns, PDSO56
|
| File Size |
319.82K /
48 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Intel
|
| Part No. |
DE28F800F3B150 DE28F800F3T150
|
| OCR Text |
...rmance ? synchronous burst-mode reads ? asynchronous page-mode reads n smartvoltage technology ? 2.7 v - 3.6 v read and write operations for low power designs ? 12 v v pp fast factory programming n flexible i/o voltage ? 1.65 v i/o reduces... |
| Description |
Fast boot block flash memory 8 Mbit. Access speed 150 ns
|
| File Size |
253.22K /
47 Page |
View
it Online |
Download Datasheet |
| |
|
|
NANYA TECHNOLOGY CORP
|
| Part No. |
NT5DS64M8AF-6K
|
| OCR Text |
...s is edge-aligned with data for reads and is center- aligned with data for writes differential clock inputs (ck and ck ) four internal banks for concurrent operation data mask (dm) for write data dll aligns dq and dqs transitions wi... |
| Description |
64M X 8 DDR DRAM, 0.7 ns, PBGA60
|
| File Size |
2,293.16K /
76 Page |
View
it Online |
Download Datasheet |
| |
|
|
|
| Part No. |
MT8VDDT1664AG-202A1
|
| OCR Text |
... dqs edge-aligned with data for reads; center- aligned with data for writes internal, pipelined double data rate (ddr) architecture; two data accesses per clock cycle bidirectional data strobe (dqs) transmitted/ received with data, i.e.... |
| Description |
16M X 64 DDR DRAM MODULE, 0.8 ns, DMA184
|
| File Size |
403.49K /
23 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
