Part Number Hot Search : 
MEH63XBA AV19W 05002 JAN7815T T2D15 SG30SC6M SRA2212E TE0103A
Product Description
Full Text Search
 

To Download PI4MSD5V9540BUEX Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 2 channel i2c bus multiplexer 2 0 1 5 - 0 7 - 0 0 3 2 pt0 5 2 2 - 4 0 8 / 1 8 /1 5 1 pi4 msd5v9540b features ? 1 - of - 2 bidirectional translating multiplexer ? i2c - bus interface logic ? operating power supply voltage : 1.65 v to 5.5 v ? allows voltage level translation between 1.2v, 1.8v,2 .5 v, 3.3 v and 5 v buses ? low standby current ? low ron switches ? channel selecti on via i2c bus ? power - up with all multiplexer channels deselected ? c apaci tance isolat i on when channel disabled ? no glitch on power - up ? supports hot insertion ? 5 v tolerant inputs ? 0 hz to 400 khz clock frequency ? esd protection exceeds 8 000 v hbm per jesd22 - a11 4, and 1000 v cdm per jesd22 - c101 ? latch - up testing is done to jedec standard jesd78 which exceeds 100 ma ? packages offered: so ic - 8 w , m sop - 8 u ,tdfn2x3 - 8ze pin configuration description the pi4msd5v9540b is a 1 - of - 2 bidirectional translating multiplexer, controlled via the i2c bus the scl/sda upstream pair fans out to two scx/sdx downstream pairs, or channels. only one scx/sdx channel is selected at a time, determined by the contents of the programmable control re gister. a power - on reset function puts the registers in their default state and initializes the i2c bus state machine with no channels selected. the pass gates of the multiplexer are constructed such that the vcc pin can be used to limit the maximum high v oltage that is passed by the pi4msd5v9540b . this allows the use of different bus voltages on each scx/sdx pair, so that 1.2v, 1.8 v, 2.5 v or 3.3 v parts can communicate with 5 v parts without any additional protection. external pull - up resistors can pull t he bus up to the desired voltage level for this channel. all i/o pins are 5 v tolerant. pin description pin no pin name type description 1 scl i/o serial clock line 2 sda i/o serial data line 3 vcc power supply voltage 4 sd0 i/o serial data 0 5 sc0 i/o serial clock 0 6 gnd gnd supply ground 7 sd1 i/o serial data 1 8 sc1 i/o serial clock 1 m sop soic tdfn
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||| 2 0 1 5 - 0 7 - 0 0 3 2 pt0 5 2 2 - 4 0 8 / 1 8 /1 5 2 pi4 msd5v9540b 2 channel i2c b us multiplexer block diagram figure 1: block diagram maximum ratings storage temperature .............. .......................... ......... C 5 5c to +1 25 c supply voltage port b ...... ......................................... .. C 0.5v to + 6.0 v supply voltage port a ........ ........................................ C 0.5v to + 6.0 v dc input voltage ......................... .............................. C 0.5v to +6 .0 v control input voltage (en ) ...... ..................... ....... C 0.5v to +6 .0 v t otal power dissipation (1) ............. ...................................... .... 100mw i nput current (en,vcca,vccb,gnd) .............. ................... .... 50ma esd: hbm mod e ............. ................................................. ....... 8000v recommended operation conditions symbol parameter min typ max unit v cc v cca positive dc supply voltage 1.65 - 5.5 v v en enable control pin voltage gnd - 5.5 v v io i/o pin vo ltage gnd - 5.5 v t /v input transition rise or fall time - - 10 ns/v t a operating temperature range ? 40 - +85 c note: stress es greater than those listed under maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other condi - tions above those indicated in the operational sec - tions of this sp ecification is not implied. exposure to absolute maximum rating conditions for extended periods may affect reliability.
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||| 2 0 1 5 - 0 7 - 0 0 3 2 pt0 5 2 2 - 4 0 8 / 1 8 /1 5 3 pi4 msd5v9540b 2 channel i2c b us multiplexer dc electrical characteristics unless otherwise specified, - 40ct a 8 5c , 1. 1 v vcc 3.6 v symbol parameter conditions vcc min typ max unit supply vcc sup ply voltage 1.65 5.5 v icc supply current operating mode; no load; v i = vcc or gnd; fscl = 100 khz 3.6v to 5.5v 65 100 ua 2.3v to 3.6v 20 50 ua 1.65v to 2.3v 10 30 ua istb standby current standby mode; vcc = 3.6 v; no load; v i = vcc or gnd; fscl = 0 khz 3.6v to 5.5v 0.3 1 ua 2.3v to 3.6v 0.1 1 ua 1.65v to 2.3v 0.1 1 ua vpor [1] power - on reset voltage no load; v i = vcc or gnd 3.6v to 5.5v 1.3 1.5 v input scl; input/output sda v il low - level input voltage 1.65v to 5.5 v - 0.5 +0.3 v cc v v ih high - level input voltage 1.65v to 2v 0.75 v cc 6 v 2v to 5.5v 0.7 v cc 6 v i ol low - level output current v ol = 0.4 v 1.65v to 5.5v 3 - ma v ol = 0.6 v 1.65v to 5.5v 6 - ma i il low - level input current v i = gnd 1.65v to 5.5 v - 1 +1 ua i ih high - level input current v i = vcc 1.65v to 5.5v - 1 +1 ua ci input capacitance vi = gnd 1.65v to 5.5v - 9 10 pf pass gate ron on - state resistance v o = 0.4 v; i o = 15 ma 4.5 v to 5.5 v 4 9 24 o = 0.4 v; i o = 10ma 2.3v to 2.7v 7 16 55 l leakage current vi = vcc or gnd 1.65v to 5.5v - 1 +1 ua cio input/output capacitance vi = vcc or gnd 1.65v to 5.5v 3 5 pf note : vcc must be lowered to 0.2 v for at least 5 u s in order to reset part.
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||| 2 0 1 5 - 0 7 - 0 0 3 2 pt0 5 2 2 - 4 0 8 / 1 8 /1 5 4 pi4 msd5v9540b 2 channel i2c b us multiplexer ac electrical characteristics tamb = - 40 o c to +85 o c; unless otherwise specified. symbol parameter conditions vcc min typ max unit t pd [1] propagation delay f rom sda to sdx, or scl to scx 1.65v to 5.5v 0.3 ns note [1] pass gate propagation delay is calculated from the 20 typical ron and the 15 pf load capacitance. i2c interface timing requirements symbol parameter standard mode i 2 c bus fast mode i 2 c bus unit min max min max fscl i2c clock frequency 0 100 0 400 khz t low i2c clock high time 4.7 1.3 s high i2c clock low time 4 0.6 s sp i2c spike time 50 50 ns t su:dat i2c serial - data setup time 250 100 ns t hd :dat i2c serial - data hold time 0 [1] 0 [1] s buf i2c bus free time between stop and start 4.7 1.3 s su:sta i2c start or repeated start condition setup 4.7 0.6 s hd:sta i2c start or repeated start condition hold 4 0.6 s su:sto i2c stop condition setup 4 0.6 s vd:dat valid - data time (high to low) [ 2 ] scl low to sda output low valid 1 1 s [ 2 ] scl low to sda output high valid 0.6 0.6 s vd:ack valid - data time of ack condition ack signal from scl low to sda output l ow 1 1 s notes: [1] a device internally must provide a hold time of at least 300 ns for the sda signal (referred to as the vih min of the scl signal), in order to bridge the undefined region of the falli ng edge of scl. [ 2 ] data taken using a 1 - k? pull up resistor and 50 - pf load notes
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||| 2 0 1 5 - 0 7 - 0 0 3 2 pt0 5 2 2 - 4 0 8 / 1 8 /1 5 5 pi4 msd5v9540b 2 channel i2c b us multiplexer figure 2 . definition of timing on the i2c - bus application figure 3 . typical application recommended application voltage condition vcc vpu1 vpu2 1.8v 1. 5 v - 5.5v 1.2v - 5.5v 2.5v 1.8 v - 5.5v 1.8v - 5.5v 3.3v 2.7v - 5.5v 2.7v - 5.5v 5v 4.5v - 5.5v 4.5v - 5.5v i2c bus master
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||| 2 0 1 5 - 0 7 - 0 0 3 2 pt0 5 2 2 - 4 0 8 / 1 8 /1 5 6 pi4 msd5v9540b 2 channel i2c b us multiplexer device addressing following a start condition the bus master must output the address of the slave it is accessing. the address of the pi4msd5v9540b is shown in figure 4 . the last bit of the slave address defines the operation to be performed. when set to logic 1 a read is selected, while a logic 0 selects a write operation. figure 4 : device address control register following the successful acknowledgement of the slave address, the bus master sends a byte to the pi4msd5v9540b which is stored in the control register. if multiple bytes are received by the pi4msd5v9540b , it saves the last byte received. this register can be written and read via the i2c - bus. f igure 5 : control register control register definition a scx/sdx downstream pair, or channel, is selected by the contents of the control register. this register is written after the pi4msd5v9540b has been addressed. the 2 lsbs of the control byte are used to determine which channel is to be selected. when a channel is selected, it will become active after a stop condition has been placed on the i2c - bus. this ensures that all scx/sdx lines are in a high state when the channel is made active, so that no fals e conditions are generated at the time of connection. d7 d6 d5 d4 d3 b2 b1 b0 command x x x x x 0 x x no channel selected x x x x x 1 0 0 channel 0 enabled x x x x x 1 0 1 channel 1 enabled x x x x x 1 1 x no channel selected 0 0 0 0 0 0 0 0 no chann el selected; power - up default state control register: write channel selection; read channel status
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||| 2 0 1 5 - 0 7 - 0 0 3 2 pt0 5 2 2 - 4 0 8 / 1 8 /1 5 7 pi4 msd5v9540b 2 channel i2c b us multiplexer power - on reset when power is applied to vcc , an internal power - on reset (por) holds the pi4msd5v9540b in a reset condition until vcc has reached vpor . at this point, the reset condition is released and the pi4msd5v9540b registers and i2c - bus state machine are initialized to their default states (all zeroes), causing all the channels to be deselected. thereafter, vcc must be lowered below 0.2 v for at l east 5 u s in order to reset the device. voltage translation the pass gate transistors of the pi4msd5v9540b are constructe d such that the vcc voltage can be used to limit the maximum voltage that is passed from one i2c - bus to another. figure 6 : vpass voltage vs vcc figure 6 shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the data specified in section dc electrical characteristics of this data sheet). in order for the pi4msd5v9540b to act as a voltage translator, the v pass voltage should be equal to, or lower than the lowest bus voltage. fo r example, if the main bus was running at 5 v, and the downstream buses were 3.3 v and 2.7 v, then v pass should be equal to or below 2.7 v to clamp the dow nstream bus voltages effectively. looking at figure 6 , we see that v pass (max) is at 2.7 v when the pi4msd5v9540b supply voltage is 3.5 v or lower so the pi4msd5v9540b supply voltage could be set to 3.3 v. pull - up resistors can then be used to bring the b us voltages to their appropriate levels i2c bus the i2c - bus is for 2 - way, 2 - line communication between dif ferent ics or modules. the two lines are a serial data line (sda) and a serial clock line (scl). both lines must be connected to a positive supply v ia a pull - up resistor when connected to the output stages of a device. data transfer may be initiated only when the bus is not busy. one data bit is transferred during each clock pulse. the data on the sda line must remain stable during the high period of the clock pulse as changes in the data line at this time are interpreted as control signals
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||| 2 0 1 5 - 0 7 - 0 0 3 2 pt0 5 2 2 - 4 0 8 / 1 8 /1 5 8 pi4 msd5v9540b 2 channel i2c b us multiplexer figure 7 : bit transfer both data and clock lines remain high when the bus is not busy. a high - to - low transition of the data line while the clock is high is defined as the start condition (s). a low - to - high transition of the data line while the clock is high is defined as the stop condition (p) figure 8 . definition of start and stop conditions a device generating a message is a transmitter, a device rec eiving is the receiver. the device that controls the message is the master and the devices which are controlled by the master are the slaves figure 9 . system configuration the number of data bytes transferred between the start and the stop condit ions from transmitter to receiver is not limited. each byte of 8 bits is followed by one acknowledge bit. the acknowledge bit is a high level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse. a slave receiver which is addressed must generate an acknowledge after the reception of each byte. also, a master must generate an acknowledge after the reception of each byte t hat has been clocked out of the slave transmitter. the device that acknowledges has to pull down the sda line during the acknowledge clock pulse so that the sda line is stable low during the high period of the acknowledge relat ed clock pulse; set - up and hold times must be taken into account. a master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. in this event, the transmitter must leave the data line high to enabl e the master to generate a stop condition.
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||| 2 0 1 5 - 0 7 - 0 0 3 2 pt0 5 2 2 - 4 0 8 / 1 8 /1 5 9 pi4 msd5v9540b 2 channel i2c b us multiplexer figure 10 . acknowledgment on i2c bu s data is transmitted to the pi4msd5v9540b control regist er using the write mode shown in bellow figure 11 . write control register data is transmitted to the pi4msd5v9540b control register using the write mode shown in bellow figure 1 2 . re ad control register
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||| 2 0 1 5 - 0 7 - 0 0 3 2 pt0 5 2 2 - 4 0 8 / 1 8 /1 5 10 pi4 msd5v9540b 2 channel i2c b us multiplexer mechanical information soic - 8(w)
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||| 2 0 1 5 - 0 7 - 0 0 3 2 pt0 5 2 2 - 4 0 8 / 1 8 /1 5 11 pi4 msd5v9540b 2 channel i2c b us multiplexer msop - 8(u)
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||| 2 0 1 5 - 0 7 - 0 0 3 2 pt0 5 2 2 - 4 0 8 / 1 8 /1 5 12 pi4 msd5v9540b 2 channel i2c b us multiplexer tdfn - 8(ze) ordering information part no. package code package pi4msd5v9540bw e w 8 - pin,150 mil wide soic pi4msd5v9540bw ex w 8 - pin,150 mil wide soic , tape & reel pi4msd5v9540bu e u 8 - pin, mini small outline package(msop) pi4msd5v9540bu ex u 8 - pin, mini small outline package(msop) , tape & reel pi4msd5v9540bze ex ze 8 - pin,tdfn2x3 ,tape & reel note: ? e = pb - free and green ? adding x suffix = tape /r eel pericom semiconductor corporation ? 1 - 800 - 435 - 2336 ? www.pericom.com pericom reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible pro duct. pericom does not assume any responsibility for use of any circuitry described other than the circuitry embodied in peri com product. the company makes no representations that circuitry described herein is free from patent infringement or other rights, of pericom .


▲Up To Search▲   

 
Price & Availability of PI4MSD5V9540BUEX

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X