View SSD1850Z_8095141.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

this document contains information on a new product. specification and information herein are subject to change without notice. copyright ? 2003 solomon systech limited rev 1.2 01/2003 table of content lcd segment / common driver with controller ..................................................................................1 features ....................................................................................................................... .........................................1 ordering information........................................................................................................... ...........................2 block diagram.................................................................................................................. ...................................3 tab pad arragement (ssd1851t pin assignment) .................................................................................. 4 cof pad arragement (ssd1851u pin assignment) ................................................................................... 5 die pad arragement (SSD1850Z die pin assignment) ..............................................................................6 die pad arrangement (ssd1851z die pin assignment) ...........................................................................7 pin descriptions............................................................................................................... .................................11 res ............................................................................................................................ ........................................11 ps0, ps1 ....................................................................................................................... ......................................11 cs ............................................................................................................................. ..........................................11 d/ c ............................................................................................................................... ......................................11 r/ w ( wr ) .............................................................................................................................. ............................11 d0-d7 .......................................................................................................................... ........................................11 intrs.......................................................................................................................... ........................................11 ref ............................................................................................................................ .........................................11 vdd ............................................................................................................................ .........................................11 vss ............................................................................................................................ .........................................12 vci............................................................................................................................ ...........................................12 vcc ............................................................................................................................ .........................................12 c1p, c2p, c3p, c4p, c5p, c1n and c2n ........................................................................................... .............12 vl6 ............................................................................................................................ ..........................................12
this document contains information on a new product. specification and information herein are subject to change without notice. copyright ? 2003 solomon systech limited rev 1.2 01/2003 vr............................................................................................................................. ...........................................12 vext ........................................................................................................................... ........................................12 vl5, vl4, vl3 and vl2.......................................................................................................... ............................12 com0 - com79................................................................................................................... ................................12 icons .......................................................................................................................... .......................................12 seg0 - seg127 .................................................................................................................. ................................13 s5150 .......................................................................................................................... ........................................13 cl ............................................................................................................................. ...........................................13 n/c ............................................................................................................................ ..........................................13 functional block descriptions .................................................................................................. ..............14 command decoder and command interface .......................................................................................... .......14 mpu parallel 6800-series interface ............................................................................................. .....................14 mpu parallel 8080-series interface ............................................................................................. .....................14 mpu serial 4-wire interface .................................................................................................... ..........................15 mpu serial 3-wire interface .................................................................................................... ..........................15 modes of operation ............................................................................................................. ..............................15 graphic display data ram (gddram) .............................................................................................. .............15 oscillator circuit............................................................................................................. ...................................18 lcd driving voltage generator and regulator .................................................................................... ..........18 193 / 209 bit latch ............................................................................................................ .................................19 level selector ................................................................................................................. ...................................19 hv buffer cell (level shifter) ................................................................................................. ..........................19 reset circuit .................................................................................................................. ....................................20 lcd panel driving waveform..................................................................................................... ......................21 command table .................................................................................................................. ..........................22 extended command table ......................................................................................................... ......................25 frame frequency default setting ................................................................................................ ....................26
this document contains information on a new product. specification and information herein are subject to change without notice. copyright ? 2003 solomon systech limited rev 1.2 01/2003 read status byte ............................................................................................................... ................................27 data read / write .............................................................................................................. .................................27 address increment table (automatic) ............................................................................................ ................27 commands required for r/ w ( wr ) actions on ram ..................................................................................27 command descriptions ........................................................................................................... .......................28 set display on/off ............................................................................................................. ................................28 set display start line ......................................................................................................... ..............................28 set page address ............................................................................................................... ...............................28 set lower column address ....................................................................................................... ......................28 set segment re-map ............................................................................................................. ...........................28 set normal/inverse display ..................................................................................................... .........................28 set entire display on/off...................................................................................................... ............................28 set lcd bias ................................................................................................................... ...................................28 software reset................................................................................................................. ..................................28 set com output scan direction .................................................................................................. ....................28 set power control register..................................................................................................... .........................29 set internal regulator resistors ratio ......................................................................................... ..................29 set contrast control register.................................................................................................. ........................29 set display offset............................................................................................................. .................................29 set multiplex ratio ............................................................................................................ ................................30 set power save mode ............................................................................................................ ...........................30 exit power save mode ........................................................................................................... ...........................30 set n-line inversion ........................................................................................................... ................................30 exit n-line inversion .......................................................................................................... ................................30 set dc-dc converter factor ..................................................................................................... .......................30 set icon enable................................................................................................................ ..................................30 start internal oscillator...................................................................................................... ...............................30
this document contains information on a new product. specification and information herein are subject to change without notice. copyright ? 2003 solomon systech limited rev 1.2 01/2003 set display data length ........................................................................................................ ...........................30 set gray scale mode (white/light gray/dark gray/black) ......................................................................... ..30 set pwm and frc ................................................................................................................ .............................31 set test mode .................................................................................................................. ..................................31 status register read ........................................................................................................... .............................31 extended commands .............................................................................................................. ....................31 set vl6 noise reduction ........................................................................................................ ...........................31 set temperature coefficient (tc) value......................................................................................... .................31 select oscillator source ....................................................................................................... ............................31 oscillator adjustment.......................................................................................................... ..............................31 lock/unlock interface .......................................................................................................... .............................31 maximum ratings ................................................................................................................ ...............................32 electrical characteristics ..................................................................................................... ..................32 ac electrical characteristics .................................................................................................. ...............34 application circuit............................................................................................................ ..............................41 application circuit: dc-dc converter circuit configuration ..................................................................... ..42 application circuit: regulator circuit and bias divider circuit ................................................................ ...43 internal regulator and bias divider ............................................................................................ ....................43 external regulator and internal bias divider ................................................................................... ..............43 external regulator bias divider................................................................................................ .......................43 otp programming circuit and sequence........................................................................................... ............44 flow chart of otp program ...................................................................................................... .......................45 otp example program............................................................................................................ ..........................46 ssd1851t tab package dimension ................................................................................................ .........47 ssd1851u cof package dimension ................................................................................................ ........50
solomon systech limited solomon systech limited solomon systech limited solomon systech limited semiconductor technical data this document contains information on a new product. specification and information herein are subject to change without notice. copyright ? 2002 solomon systech limited rev 1.2 01/2003 ssd1850/51 advance information cmos lcd segment / common driver with controller ssd1850/51 is a single-chip cmos lcd driver with controller for liquid crystal dot-matrix graphic display system. ssd1850 consists of 194 high voltage driving output pins for driving 128 segments and 64 commons and 1 icon line. ssd1851 consists of 210 high voltage driving output pins for driving 128 segments and 80 commons and 1 icon line. ssd1850/51 display data directly from their internal 128x65x2 / 128x81x2 bits graphic display data ram (gddram). data/commands are sent from general mcu through hardware selectable 6800- /8080-series compatible parallel interface or 3/4 wires serial peripheral interface. ssd1850/51 embeds a dc-dc converter, a lcd voltage regulator, an on-chip bias divider and an on-chip oscillator which reduce the number of external components. with the special design on minimizing power consumption and die/package layout, ssd1850/51 is suitable for any portable battery- driven applications requiring long operation period and compact size. features 128x64/80 + 1 icon line, 4 gray-levels graphic display programmable multiplex ratio [16mux - 65mux/81mux] single supply operation, 1.8 v - 3.3v low current sleep mode(<1.0 ua) on-chip voltage generator / external power supply software selectable 2x / 3x / 4x / 5x / 6x on-chip dc-dc converter on-chip oscillator on-chip bias dividers programmable 1/4, 1/5, 1/6, 1/7, 1/8, 1/9 and 1/10 bias ratio maximum +15.0v lcd driving output voltage hardware pin selectable for 8-bit 6800-series parallel interface, 8-bit 8080-series parallel interface, 3-wire serial peripheral interface or 4-wire serial peripheral interface on-chip 128x65x2 / 128x81x2 graphic display data ram re-mapping of row and column drivers vertical scrolling display offset control 64 level internal contrast control external contrast control maximum 15mhz spi or 10mhz ppi (8 bit) operation selectable lcd driving voltage temperature coefficients (2 settings) available in gold bump die, standard tab (tape automated bonding) package and cof (chip on foil)
ssd1850/51 series rev 1.2 01/2003 solomon 2 ordering information ordering part number seg com default bias package form reference SSD1850Z 128 64 + 1 1/9 gold bump die ssd1851z 128 80 + 1 1/10 gold bump die ssd1851tr1 128 80 + 1 1/10 tab ssd1851u 128 80 + 1 1/10 cof
ssd1850/51 series rev 1.2 01/2003 solomon 3 block diagram vl6 vl5 vl4 vl3 vl2 vss c1p c2p c3p c4p c5p c1n c2n gddram 128 x 65 x 2 bits (ssd1850) 128 x 81 x 2 bits ( sssd 1851) lcd driving voltage generator 2x/3x/4x/5x/ 6x dc/dc converter, voltage regulator, bias divider, contrast control, temperature compensation 193 bit latch (ssd1850) 209 bits latch (ssd1851) icons row0 to row63 (ssd1850) row0 to row79 (ssd1851) seg0 ~seg127 hv buffer cell level shifter display timing generator oscillator level selector command decoder parallel / serial interface command interface cl v ss v dd v r v cc ref intrs v ci v ext res# ps0 ps1 cs# r/w e d/c (wr#)(rd#) d7 d6 d5 d4 d3 d2 d1 d0 (sda)(sck)
ssd1850/51 series rev 1.2 01/2003 solomon 4 tab pad arragement (ssd1851t pin assignment) (copper view) 247 nc 246 nc 245 com39 244 com38 243 com37 209 com1 208 com0 207 icons 206 seg0 205 seg1 81 seg125 80 seg126 79 seg127 78 com40 77 com41 42 com76 41 com77 40 com78 39 com79 38 icons 37 n/c n/c 1 cl 2 vr 3 vl6 4 vl5 5 vl4 6 vl3 7 vl2 8 intrs 9 c4p 10 c2n 11 c2p 12 c1p 13 c1n 14 c3p 15 c5p 16 vcc 17 vss 18 vci 19 vdd 20 d7 21 d6 22 d5 23 d4 24 d3 25 d2 26 d1 27 d0 28 e(rd#) 29 r/w(wr#)30 d/c 31 res# 32 cs# 33 ps1 34 ps0 35 n/c 36 remarks: ref is connected to vdd vext is not connected
ssd1850/51 series rev 1.2 01/2003 solomon 5 cof pad arragement (ssd1851u pin assignment)(copper view) gnd vdd d7 d6 d5 d4 d3 d2 d1 d0 e r/w(wr#) d/c res# cs# gnd n/c n/c icons com79 com41 com40 seg127 seg126 seg99 se98 seg97 seg96 seg55 seg54 seg53 seg52 seg2 seg1 seg0 icons com0 com1 com38 com39 n/c n/c ref is connected to vdd vext is not connected intrs is connected to vdd vr is not connected default setting: ps0 and ps1 are connected to vdd (6800 parallel interface mode) ps1 vss vdd ps0 vdd vss remarks:
ssd1850/51 series rev 1.2 01/2003 solomon 6 die pad arragement (SSD1850Z die pin assignment) com17 com16 com15 com14 com13 com12 com11 com5 com4 com3 com2 com1 com0 icons seg0 seg1 seg2 seg3 seg4 seg5 seg6 seg7 seg8 seg9 seg10 seg11 seg12 seg13 seg112 seg113 seg115 seg116 seg117 seg118 seg119 seg120 seg121 seg122 seg123 seg124 seg125 seg126 seg127 com40 com41 com42 com43 com45 com46 com47 com48 com49 com50 n ote: 5. the gold bumps face up in this diagram. 6. coordinates reference to center of the chip. 7. all dimensions and coordinates in um. 8. all alignment keys do not contain gold bump. die size: 12300um x 1960um die thickness: 534um +/- 25 um bump height: nominal 18 um tolerance < 3 um within die pin #1 (-5508.0, 765.0) x 75 m 18 x center (-5243.7, -522.3) size: 78.5 x 78.5 x center (-5309.85, -522.3) size: 78.5 x 78.5 x 18 m (5508.0, 765.0) 75 m center (5328.75, 84.3) size: 78.5 x 78.5 nc nc nc cl vss vr vr vl6 vl6 vl6 vl5 vl5 vl5 vl4 vl4 vl4 vl3 vl3 vl3 vl2 vl2 vl2 vss c4p c4p c4p c2n c2n c2n c2n c2p c2p c2p c1p c1p c1p c1n c1n c1n c1n c3p c3p c3p n/c n/c n/c vcc vcc vcc vcc vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vci vci vci vci vdd vdd vdd d7 d7 d6 d6 d5 d4 d3 d2 d1 d0 vdd e(rd#) e(rd#) r/w(/wr#) r/w(/wr#) vss d/c d/c d/c res# vdd cs# cs# vss ps1 vdd vss ps0 vdd s5150 vss n/c n/c n/c n/c n/c n/c com18 com19 com20 com21 com29 com30 com31 n /c n /c n /c n /c n /c n /c n /c n /c n /c n /c n /c nc com51 com52 com53 com54 com55 com62 com63 n/c n/c n/c n/c n/c n/c n/c n/c icons n/c n/c 323 324 1 center: -5309.85, 522.3 center: 5243.7, -522.3 347 157 156 132 131 center: 5328.75, 84.3 center: 5508.0, 765.0 center: -5508.0, 765.0 y x (0,0) SSD1850Z die pin assignment drawing not scale
ssd1850/51 series rev 1.2 01/2003 solomon 7 die pad arrangement (ssd1851z die pin assignment) n ote: 1. the gold bumps face up in this diagram. 2. coordinates reference to center of the chip. 3. all dimensions and coordinates in um. 4. all alignment keys do not contain gold bump. die size: 12300um x 1960um die thickness: 534um +/- 25 um bump height: nominal 18 um tolerance < 3 um within die pin #1 (-5508.0, 765.0) x 75 m 18 x center (-5243.7, -522.3) size: 78.5 x 78.5 x center (-5309.85, -522.3) size: 78.5 x 78.5 x 18 m (5508.0, 765.0) 75 m center (5328.75, 84.3) size: 78.5 x 78.5 nc nc nc cl vss vr vr vl6 vl6 vl6 vl5 vl5 vl5 vl4 vl4 vl4 vl3 vl3 vl3 vl2 vl2 vl2 vss c4p c4p c4p c2n c2n c2n c2n c2p c2p c2p c1p c1p c1p c1n c1n c1n c1n c3p c3p c3p c5p c5p c5p vcc vcc vcc vcc vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vss vci vci vci vci vdd vdd vdd d7 d7 d6 d6 d5 d4 d3 d2 d1 d0 vdd e(rd#) e(rd#) r/w(/wr#) r/w(/wr#) vss d/c d/c d/c res# vdd cs# cs# vss ps1 vdd vss ps0 vdd s5150 vss n/c n/c n/c n/c n/c n/c com18 com19 com20 com21 com38 com39 n /c n /c n /c com17 com16 com15 com14 com13 com12 com11 com5 com4 com3 com2 com1 com0 icons seg0 seg1 seg2 seg3 seg4 seg5 seg6 seg7 seg8 seg9 seg10 seg11 seg12 seg13 seg117 seg118 seg119 seg120 seg121 seg122 seg123 seg124 seg125 seg126 seg127 com32 com33 com35 com36 com37 com38 com39 com40 com41 com42 com43 com45 com46 com47 com48 com49 com50 com51 com52 com53 com54 com56 com57 com58 nc com59 com60 com61 com62 com63 com78 com79 icons n/c n/c 323 324 1 center: -5309.85, 522.3 center: 5243.7, -522.3 347 157 156 132 131 center: 5328.75, 84.3 center: 5508.0, 765.0 center: -5508.0, 765.0 y x (0,0) ssd1851z die pin assignment drawing not scale
ssd1850/51 series rev 1.2 01/2003 solomon 8 table 1 - ssd1850/51 die pad coordinates pad # ssd 1851 ssd 1850 x-pos y-pos pad # ssd 1851 ssd 1850 x-pos y-pos pad # ssd 1851 ssd 1850 x-pos y-pos 1 n/c n/c -5698.05 -830.85 51 vss vss -1687.2 -863.55 101 c4p c4p 3016.05 -804.15 2 n/c n/c -5620.65 -830.85 52 vss vss -1611 -863.55 102 c4p c4p 3097.35 -804.15 3 n/c n/c -5543.25 -830.85 53 vss vss -1534.8 -863.55 103 vss vss 3173.55 -804.15 4 n/c n/c -5465.85 -830.85 54 vss vss -1458.6 -863.55 104 ref ref 3249.75 -804.15 5 n/c n/c -5355.68 -830.85 55 vss vss -1382.4 -863.55 105 vext vext 3366.45 -804.15 6 vss vss -5279.48 -830.85 56 vss vss -1306.2 -863.55 106 vdd vdd 3442.65 -804.15 7 s5150 s5150 -5203.28 -830.85 57 vss vss -1230 -863.55 107 intrs intrs 3518.85 -804.15 8 vdd vdd -5127.08 -830.85 58 vss vss -1153.8 -863.55 108 vss vss 3595.05 -804.15 9 ps0 ps0 -5050.88 -830.85 59 vss vss -1077.6 -863.55 109 vl2 vl2 3671.25 -804.15 10 vss vss -4974.68 -830.85 60 vss vss -1001.4 -863.55 110 vl2 vl2 3752.55 -804.15 11 vdd vdd -4898.48 -830.85 61 vss vss -925.2 -863.55 111 vl2 vl2 3833.85 -804.15 12 ps1 ps1 -4822.28 -830.85 62 vss vss -849 -863.55 112 vl3 vl3 3915.15 -804.15 13 vss vss -4746.08 -830.85 63 vss vss -772.8 -863.55 113 vl3 vl3 3996.45 -804.15 14 cs# cs# -4669.88 -830.85 64 vss vss -696.6 -863.55 114 vl3 vl3 4077.75 -804.15 15 cs# cs# -4593.68 -830.85 65 vss vss -620.4 -863.55 115 vl4 vl4 4159.05 -804.15 16 vdd vdd -4517.48 -830.85 66 vss vss -544.2 -863.55 116 vl4 vl4 4240.35 -804.15 17 res# res# -4441.28 -830.85 67 vss vss -468 -863.55 117 vl4 vl4 4321.65 -804.15 18 d/c d/c -4365.08 -830.85 68 vss vss -391.8 -863.55 118 vl5 vl5 4402.95 -804.15 19 d/c d/c -4288.88 -830.85 69 vss vss -315.6 -863.55 119 vl5 vl5 4484.25 -804.15 20 d/c d/c -4212.68 -830.85 70 vss vss -239.4 -863.55 120 vl5 vl5 4565.55 -804.15 21 vss vss -4136.48 -830.85 71 vss vss -163.2 -863.55 121 vl6 vl6 4646.85 -804.15 22 r/w (wr#) r/w (wr#) -4060.28 -830.85 72 vss vss -87 -863.55 122 vl6 vl6 4728.15 -804.15 23 r/w (wr#) r/w (wr#) -3984.08 -830.85 73 vss vss -10.8 -863.55 123 vl6 vl6 4809.45 -804.15 24 e(rd#) e(rd#) -3907.88 -830.85 74 vss vss 65.4 -863.55 124 vr vr 4926.15 -804.15 25 e(rd#) e(rd#) -3831.68 -830.85 75 vss vss 141.6 -863.55 125 vr vr 5002.35 -804.15 26 vdd vdd -3755.48 -830.85 76 vcc vcc 872.55 -804.15 126 vss vss 5078.55 -804.15 27 d0 d0 -3679.28 -830.85 77 vcc vcc 953.85 -804.15 127 cl cl 5154.75 -804.15 28 d1 d1 -3603.08 -830.85 78 vcc vcc 1035.15 -804.15 128 n/c n/c 5267.55 -830.85 29 d2 d2 -3526.88 -830.85 79 vcc vcc 1116.45 -804.15 129 n/c n/c 5344.95 -830.85 30 d3 d3 -3450.68 -830.85 80 c5p n/c 1197.75 -804.15 130 n/c n/c 5422.35 -830.85 31 d4 d4 -3374.48 -830.85 81 c5p n/c 1279.05 -804.15 131 n/c n/c 5974.20 -898.05 32 d5 d5 -3298.28 -830.85 82 c5p n/c 1360.35 -804.15 132 n/c n/c 5974.20 -665.25 33 d6 d6 -3222.08 -830.85 83 c3p c3p 1441.65 -804.15 133 n/c n/c 5974.20 -600.45 34 d6 d6 -3145.88 -830.85 84 c3p c3p 1522.95 -804.15 134 com39 n/c 5974.20 -535.65 35 d7 d7 -3069.68 -830.85 85 c3p c3p 1604.25 -804.15 135 com38 n/c 5974.20 -470.85 36 d7 d7 -2993.48 -830.85 86 c1n c1n 1685.55 -804.15 136 com37 n/c 5974.20 -406.05 37 vdd vdd -2917.28 -830.85 87 c1n c1n 1766.85 -804.15 137 com36 n/c 5974.20 -341.25 38 vdd vdd -2841.08 -830.85 88 c1n c1n 1848.15 -804.15 138 com35 n/c 5974.20 -276.45 39 vdd vdd -2764.88 -830.85 89 c1n c1n 1929.45 -804.15 139 com34 n/c 5974.20 -211.65 40 vci vci -2620.05 -804.15 90 c1p c1p 2066.25 -804.15 140 com33 n/c 5974.20 -146.85 41 vci vci -2538.75 -804.15 91 c1p c1p 2147.55 -804.15 141 com32 n/c 5974.20 -82.05 42 vci vci -2457.45 -804.15 92 c1p c1p 2228.85 -804.15 142 com31 com31 5974.20 -17.25 43 vci vci -2376.15 -804.15 93 c2p c2p 2310.15 -804.15 143 com30 com30 5974.20 47.55 44 vss vss -2266.35 -804.15 94 c2p c2p 2391.45 -804.15 144 com29 com29 5974.20 112.35 45 vss vss -2190.15 -804.15 95 c2p c2p 2472.75 -804.15 145 com28 com28 5974.20 177.15 46 vss vss -2113.95 -804.15 96 c2n c2n 2554.05 -804.15 146 com27 com27 5974.20 241.95 47 vss vss -2037.75 -804.15 97 c2n c2n 2635.35 -804.15 147 com26 com26 5974.20 306.75 48 vss vss -1961.55 -804.15 98 c2n c2n 2716.65 -804.15 148 com25 com25 5974.20 371.55 49 vss vss -1885.35 -804.15 99 c2n c2n 2797.95 -804.15 149 com24 com24 5974.20 436.35 50 vss vss -1763.4 -863.55 100 c4p c4p 2934.75 -804.15 150 com23 com23 5974.20 501.15
ssd1850/51 series rev 1.2 01/2003 solomon 9 pad # ssd 1851 ssd 1850 x-pos y-pos pad # ssd 1851 ssd 1850 x-pos y-pos pad # ssd 1851 ssd 1850 x-pos y-pos 151 com22 com22 5974.20 565.95 201 seg25 seg25 2494.80 788.55 251 seg75 seg75 -745.20 788.55 152 com21 com21 5974.20 630.75 202 seg26 seg26 2430.00 788.55 252 seg76 seg76 -810.00 788.55 153 com20 com20 5974.20 695.55 203 seg27 seg27 2365.20 788.55 253 seg77 seg77 -847.80 788.55 154 com19 com19 5974.20 760.35 204 seg28 seg28 2300.40 788.55 254 seg78 seg78 -939.60 788.55 155 com18 com18 5974.20 825.15 205 seg29 seg29 2235.60 788.55 255 seg79 seg79 -1004.40 788.55 156 n/c n/c 5974.20 889.95 206 seg30 seg30 2170.80 788.55 256 seg80 seg80 -1069.20 788.55 157 com17 com17 5346.00 788.55 207 seg31 seg31 2106.00 788.55 257 seg81 seg81 -1134.00 788.55 158 com16 com16 5281.20 788.55 208 seg32 seg32 2041.20 788.55 258 seg82 seg82 -1198.80 788.55 159 com15 com15 5216.40 788.55 209 seg33 seg33 1976.40 788.55 259 seg83 seg83 -1263.60 788.55 160 com14 com14 5151.60 788.55 210 seg34 seg34 1911.60 788.55 260 seg84 seg84 -1328.40 788.55 161 com13 com13 5086.80 788.55 211 seg35 seg35 1846.80 788.55 261 seg85 seg85 -1393.20 788.55 162 com12 com12 5022.00 788.55 212 seg36 seg36 1782.00 788.55 262 seg86 seg86 -1458.00 788.55 163 com11 com11 4957.20 788.55 213 seg37 seg37 1717.20 788.55 263 seg87 seg87 -1522.80 788.55 164 com10 com10 4892.40 788.55 214 seg38 seg38 1652.40 788.55 264 seg88 seg88 -1587.60 788.55 165 com9 com9 4827.60 788.55 215 seg39 seg39 1587.60 788.55 265 seg89 seg89 -1652.40 788.55 166 com8 com8 4762.80 788.55 216 seg40 seg40 1522.80 788.55 266 seg90 seg90 -1717.20 788.55 167 com7 com7 4698.00 788.55 217 seg41 seg41 1458.00 788.55 267 seg91 seg91 -1782.00 788.55 168 com6 com6 4633.20 788.55 218 seg42 seg42 1393.20 788.55 268 seg92 seg92 -1846.80 788.55 169 com5 com5 4568.40 788.55 219 seg43 seg43 1328.40 788.55 269 seg93 seg93 -1911.60 788.55 170 com4 com4 4503.60 788.55 220 seg44 seg44 1263.60 788.55 270 seg94 seg94 -1976.40 788.55 171 com3 com3 4438.80 788.55 221 seg45 seg45 1198.80 788.55 271 seg95 seg95 -2041.20 788.55 172 com2 com2 4374.00 788.55 222 seg46 seg46 1134.00 788.55 272 seg96 seg96 -2106.00 788.55 173 com1 com1 4309.20 788.55 223 seg47 seg47 1096.20 788.55 273 seg97 seg97 -2170.80 788.55 174 com0 com0 4244.40 788.55 224 seg48 seg48 1004.40 788.55 274 seg98 seg98 -2235.60 788.55 175 icons icons 4179.60 788.55 225 seg49 seg49 939.60 788.55 275 seg99 seg99 -2300.40 788.55 176 seg0 seg0 4114.80 788.55 226 seg50 seg50 874.80 788.55 276 seg100 seg100 -2365.20 788.55 177 seg1 seg1 4050.00 788.55 227 seg51 seg51 810.00 788.55 277 seg101 seg101 -2430.00 788.55 178 seg2 seg2 3985.20 788.55 228 seg52 seg52 745.20 788.55 278 seg102 seg102 -2494.80 788.55 179 seg3 seg3 3920.40 788.55 229 seg53 seg53 680.40 788.55 279 seg103 seg103 -2559.60 788.55 180 seg4 seg4 3855.60 788.55 230 seg54 seg54 615.60 788.55 280 seg104 seg104 -2624.40 788.55 181 seg5 seg5 3790.80 788.55 231 seg55 seg55 550.80 788.55 281 seg105 seg105 -2689.20 788.55 182 seg6 seg6 3726.00 788.55 232 seg56 seg56 486.00 788.55 282 seg106 seg106 -2754.00 788.55 183 seg7 seg7 3661.20 788.55 233 seg57 seg57 421.20 788.55 283 seg107 seg107 -2818.80 788.55 184 seg8 seg8 3596.40 788.55 234 seg58 seg58 356.40 788.55 284 seg108 seg108 -2883.60 788.55 185 seg9 seg9 3531.60 788.55 235 seg59 seg59 291.60 788.55 285 seg109 seg109 -2948.40 788.55 186 seg10 seg10 3466.80 788.55 236 seg60 seg60 226.80 788.55 286 seg110 seg110 -3013.20 788.55 187 seg11 seg11 3402.00 788.55 237 seg61 seg61 162.00 788.55 287 seg111 seg111 -3078.00 788.55 188 seg12 seg12 3337.20 788.55 238 seg62 seg62 97.20 788.55 288 seg112 seg112 -3142.80 788.55 189 seg13 seg13 3272.40 788.55 239 seg63 seg63 32.40 788.55 289 seg113 seg113 -3207.60 788.55 190 seg14 seg14 3207.60 788.55 240 seg64 seg64 -32.40 788.55 290 seg114 seg114 -3272.40 788.55 191 seg15 seg15 3142.80 788.55 241 seg65 seg65 -97.20 788.55 291 seg115 seg115 -3337.20 788.55 192 seg16 seg16 3078.00 788.55 242 seg66 seg66 -162.00 788.55 292 seg116 seg116 -3402.00 788.55 193 seg17 seg17 3013.20 788.55 243 seg67 seg67 -226.80 788.55 293 seg117 seg117 3466.80 788.55 194 seg18 seg18 2948.40 788.55 244 seg68 seg68 -291.60 788.55 294 seg118 seg118 -3531.60 788.55 195 seg19 seg19 2883.60 788.55 245 seg69 seg69 -356.40 788.55 295 seg119 seg119 -3596.40 788.55 196 seg20 seg20 2818.80 788.55 246 seg70 seg70 -421.20 788.55 296 seg120 seg120 -3661.20 788.55 197 seg21 seg21 2754.00 788.55 247 seg71 seg71 -486.00 788.55 297 seg121 seg121 -3726.00 788.55 198 seg22 seg22 2689.20 788.55 248 seg72 seg72 -550.80 788.55 298 seg122 seg122 -3790.80 788.55 199 seg23 seg23 2624.40 788.55 249 seg73 seg73 -615.60 788.55 299 seg123 seg123 -3855.60 788.55 200 seg24 seg24 2559.60 788.55 250 seg74 seg74 -680.40 788.55 300 seg124 seg124 -3920.40 788.55
ssd1850/51 series rev 1.2 01/2003 solomon 10 pad # ssd 1851 ssd 1850 x-pos y-pos 301 seg125 seg125 -3985.20 788.55 302 seg126 seg126 -4050.00 788.55 303 seg127 seg127 -4114.80 788.55 304 com40 com32 -4179.60 788.55 305 com41 com33 -4244.40 788.55 306 com42 com34 -4309.20 788.55 307 com43 com35 -4374.00 788.55 308 com44 com36 -4438.80 788.55 309 com45 com37 -4503.60 788.55 310 com46 com38 -4568.40 788.55 311 com47 com39 -4633.20 788.55 312 com48 com40 -4698.00 788.55 313 com49 com41 -4762.80 788.55 314 com50 com42 -4827.60 788.55 315 com51 com43 -4892.40 788.55 316 com52 com44 -4957.20 788.55 317 com53 com45 -5022.00 788.55 318 com54 com46 -5086.80 788.55 319 com55 com47 -5151.60 788.55 320 com56 com48 -5216.40 788.55 321 com57 com49 -5281.20 788.55 322 com58 com50 -5346.00 788.55 323 n/c n/c -5974.20 889.95 324 com59 com51 -5974.20 825.15 325 com60 com52 -5974.20 760.35 326 com61 com53 -5974.20 695.55 327 com62 com54 -5974.20 630.75 328 com63 com55 -5974.20 565.95 329 com64 com56 -5974.20 501.15 330 com65 com57 -5974.20 436.35 331 com66 com58 -5974.20 371.55 332 com67 com59 -5974.20 306.75 333 com68 com60 -5974.20 241.95 334 com69 com61 -5974.20 177.15 bump size 335 com70 com62 -5974.20 112.35 pad# x [um] y [um] 336 com71 com63 -5974.20 47.55 1 ? 130 52.2 60 337 com72 n/c -5974.20 -17.25 131 ? 156 75 45 338 com73 n/c -5974.20 -82.05 323 ? 347 75 45 339 com74 n/c -5974.20 -146.85 157 ? 322 45 75 340 com75 n/c -5974.20 -211.65 341 com76 n/c -5974.20 -276.45 342 com77 n/c -5974.20 -341.25 343 com78 n/c -5974.20 -406.05 344 com79 n/c -5974.20 -470.85 345 icons icons -5974.20 -535.65 346 n/c n/c -5974.20 -600.45 347 n/c n/c -5974.20 -898.05 x ssd1850/51 pad 1 to 130 y
ssd1850/51 series rev 1.2 01/2003 solomon 11 pin descriptions res this pin is reset signal input. when the pin is low, initialization of the chip is executed. ps0, ps1 ps0 and ps1 determine the interface protocol between the driver and mcu. refer to the following table for details. ps0 ps1 interface l l 3-wire spi (write only) l h 4-wire spi (write only) h l 8080 parallel interface (read and write allowed) h h 6800 parallel interface (read and write allowed) cs this pin is chip select input. the chip is enabled for display data/command transfer only when cs is low. d/ c this input pin is to identify display data/command cycle. when the pin is high, the data written to the driver will be written into display ram. when the pin is low, the data will be interpreted as command. this pin must be connected to vss when 3-lines spi interface is used. r/ w ( wr ) this pin is microprocessor interface signal. when 6800 interface mode is selected (by ps0 and ps1), the signal indicates read mode when high and write mode when low. when 8080 interface mode is selected (by ps0 and ps1), a data write operation is initiated when r/ w ( wr ) is low and the chip is selected. e( rd ) this pin is microprocessor interface signal. when 6800 interface mode is selected (by ps0 and ps1), a data operation is initiated when e( rd ) is high and the chip is selected. when 8080 interface mode is selected (ps0 and ps1), a data read operation is initiated when e( rd ) is low and the chip is selected. d0-d7 these pins are 8-bit bi-directional data/command bus to be connected to the microprocessor?s data bus. when serial mode is selected, d7 is the serial data input sda and d6 is the serial clock input sck. intrs this pin is an input pin to enable the internal resistor network for the voltage regulator when intrs is high. when external regulator is used, this pin must be connected to vss, and external resistor r1/r2 should be connected to vl6, vr and vss. ref this pin is an input pin to enable the internal reference voltage used for the internal regulator. when it is high, an internal reference voltage source will be used. when it is low, an external reference voltage source must be provided to vext pin if internal regulator is used. vdd power supply pin.
ssd1850/51 series rev 1.2 01/2003 solomon 12 vss ground. vci reference voltage input for internal dc-dc converter. the voltage of generated vcc equals to the multiple factor (2x, 3x, 4x, 5x or 6x) times vci with respect to vss. note: voltage at this input pin must be larger than or equal to vdd. 6x is available for ssd1851 only. vcc this is the most positive voltage supply pin of the chip. it can be supplied externally or generated by the internal dc-dc converter. when using internal dc-dc converter as generator, voltage at this pin is for internal reference only. it cannot be used for driving external circuitries. c1p, c2p, c3p, c4p, c5p, c1n and c2n when internal dc-dc voltage converter is used, external capacitor(s) is/are connected to these pins. (reference to application circuit on p.42) vl6 this pin is the most positive lcd driving voltage. it can be supplied externally or generated by the internal regulator. vr this pin is an input of the internal voltage regulator. when the internal resistors network for the voltage regulator is disabled (intrs is pulled low), external resistors should be connected between vss and vr, and vr and vl6, respectively (please refer to application circuit on p.43). vext this pin is an input to provide an external voltage reference for the internal voltage regulator when ref pin is pulled l. vl5, vl4, vl3 and vl2 these are lcd driving voltages. they can be supplied externally or generated by the internal bias divider. they have the following relationship: vl6 > vl5 > vl4 > vl3 > vl2 > vss 1:a bias vl5 (a-1)/a*vl6 vl4 (a-2)/a*vl6 vl3 2/a*vl6 vl2 1/a*vl6 for ssd1851, ?a? equals to 10 at por. for ssd1850, ?a? equals to 9 at por. com0 - com79 these pins provide the row driving signal com0 - com79 to the lcd panel. icons this pin is the special icon line com signal output.
ssd1850/51 series rev 1.2 01/2003 solomon 13 seg0 - seg127 these pins provide the lcd column driving signal. their voltage level is vss during sleep mode and standby mode. s5150 for ssd1851, this pin must be connected to vss. for ssd1850, this pin must be connected to vdd. cl this pin is the external clock input for the device if external clock mode is selected by software command. under por operation, this pin should be left opened and internal oscillator will be used after power on reset. n/c these no connection pins should not be connected to any signal pins nor shorted together. they should be left open.
ssd1850/51 series rev 1.2 01/2003 solomon 14 functional block descriptions command decoder and command interface this module determines whether the input data is interpreted as data or command. data is directed to this module based upon the input of the d/ c pin. if d/ c is high, data is written to graphic display data ram (gddram). if d/ c is low, the input at d 0 -d 7 is interpreted as a command and it will be decoded and written to the corresponding command register. reset is of the same function as power on reset (por). once res receives a negative reset pulse of about 1us, all internal circuitry will be back to its initial status. refer to command description section for more information. mpu parallel 6800-series interface the parallel interface consists of 8 bi-directional data pins (d 0 -d 7 ), r/ w ( wr ), d/ c , e( rd ) and cs . r/ w ( wr ) input high indicates a read operation from the graphic display data ram (gddram) or the status register. r/ w ( wr ) input low indicates a write operation to display data ram or internal command registers depending on the status of d/ c input. the e( rd ) and cs input serves as data latch signal (clock) when they are high and low respectively. refer to p.35, figure 1 of parallel timing characteristics for parallel interface timing diagram of 6800-series microprocessors. in order to match the operating frequency of display ram with that of the microprocessor, pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. this is shown in figure 4 below. figure 4 - display data read with the insertion of dummy read mpu parallel 8080-series interface the parallel interface consists of 8 bi-directional data pins (d 0 -d 7 ), r/ w ( wr ) , e( rd ) , d/ c and cs . the cs input serves as data latch signal (clock) when it is low. whether it is display data or status register read is controlled by d/ c . r/ w ( wr ) and e( rd ) input indicate a write or read cycle when cs is low. refer to p.37, figure 2 of parallel timing characteristics for parallel interface timing diagram of 8080- series microprocessor. similar to 6800-series interface, a dummy read is also required before the first actual display data read. r/ w ( wr ) data bus write column address dummy read data read1 data read 2 data read 3 n n n+1 n+2 e( rd )
ssd1850/51 series rev 1.2 01/2003 solomon 15 mpu serial 4-wire interface the serial interface consists of serial clock sck, serial data sda, d/ c and cs . input to sda is shifted into a 8-bit shift register on every rising edge of sck in the order of d 7 , d 6 ,...d 0 . d/ c is sampled on every eighth clock and the content in the shift register is written to the display data ram or command register in the same clock. no extra clock or command is required to end the transmission. mpu serial 3-wire interface operation is similar to 4-wire serial interface except d/ c is not used. the set display data length command is used to indicate that a specified number display data byte (1-256) is to be transmitted. next byte after the display data string is handled as a command. it should be noted that if there is a signal glitch at sck that causing an out of synchronization in the serial communication, a hardware reset pulse at res pin is required to initialize the chip for re-synchronization. modes of operation 6800 parallel 8080 parallel serial data read yes yes no data write yes yes yes command read status only status only no command write yes yes yes graphic display data ram (gddram) the gddram is a bit mapped static ram holding the bit pattern to be displayed. the size of the ram is 128 x 81 x 2 = 20736bits. figure 5 is a description of the gddram address map. for mechanical flexibility, remapping on both segment and common outputs are provided respectively. for vertical scrolling of display, an internal register storing the display start line can be set to control the portion of the ram data to be mapped to the display. figure 5a and 5b show the cases in which the display start line register are set at 38h or 48h.
ssd1850/51 series rev 1.2 01/2003 solomon 16 page address d3 d2 d1 d0 line address com output (display startline = 0) com output (display startline = 38h) d0(lsb) ---------- 00 com0 com8 d1 ---------- 01 com1 com9 d2 ---------- 02 com2 com10 d3 ---------- 03 com3 com11 d4 ---------- 04 com4 com12 d5 ---------- 05 com5 com13 d6 ---------- 06 com6 com14 0 0 0 0 d7(msb) ---------- 07 com7 com15 d0(lsb) ---------- 08 com8 com16 d1 ---------- 09 com9 com17 d2 ---------- 0a com10 com18 d3 ---------- 0b com11 com19 d4 ---------- 0c com12 com20 d5 ---------- 0d com13 com21 d6 ---------- 0e com14 com22 0 0 0 1 d7(msb) ---------- 0f com15 com23 ---------- ---------- ---------- ---------- ---------- ---------- ---------- | | | | ---------- d0(lsb) ---------- 30 com48 com56 d1 ---------- 31 com49 com57 d2 ---------- 32 com50 com58 d3 ---------- 33 com51 com59 d4 ---------- 34 com52 com60 d5 ---------- 35 com53 com61 d6 ---------- 36 com54 com62 0 1 1 0 d7(msb) ---------- 37 com55 com63 d0(lsb) ---------- 38 com56 com0 d1 ---------- 39 com57 com1 d2 ---------- 3a com58 com2 d3 ---------- 3b com59 com3 d4 ---------- 3c com60 com4 d5 ---------- 3d com61 com5 d6 ---------- 3e com62 com6 0 1 1 1 d7(msb) ---------- 3f com63 com7 1 0 0 0 d0 ---------- icons icons icons internal column address 00 01 02 03 04 05 06 07 f8 f9 fa fb fc fd fe ff adc = 0 00 01 02 03 7c 7d 7e 7f adc = 1 7f 7e 7d 7c 03 02 01 00 seg outputs seg0 seg1 seg2 seg3 seg124 seg125 seg126 seg127 figure 5a. graphic display data ram (gddram) address map for ssd1850 (with vertical scroll value 38h) mapping depends on com scan direction setting first byte second byte
ssd1850/51 series rev 1.2 01/2003 solomon 17 page address d3 d2 d1 d0 line address com output (display startline = 0) com output (display startline = 48h) d0(lsb) ---------- 00 com0 com8 d1 ---------- 01 com1 com9 d2 ---------- 02 com2 com10 d3 ---------- 03 com3 com11 d4 ---------- 04 com4 com12 d5 ---------- 05 com5 com13 d6 ---------- 06 com6 com14 0 0 0 0 d7(msb) ---------- 07 com7 com15 d0(lsb) ---------- 08 com8 com16 d1 ---------- 09 com9 com17 d2 ---------- 0a com10 com18 d3 ---------- 0b com11 com19 d4 ---------- 0c com12 com20 d5 ---------- 0d com13 com21 d6 ---------- 0e com14 com22 0 0 0 1 d7(msb) ---------- 0f com15 com23 ---------- ---------- ---------- ---------- ---------- ---------- ---------- | | | | ---------- d0(lsb) ---------- 40 com64 com72 d1 ---------- 41 com65 com73 d2 ---------- 42 com66 com74 d3 ---------- 43 com67 com75 d4 ---------- 44 com68 com76 d5 ---------- 45 com69 com77 d6 ---------- 46 com70 com78 1 0 0 0 d7(msb) ---------- 47 com71 com79 d0(lsb) ---------- 48 com72 com0 d1 ---------- 49 com73 com1 d2 ---------- 4a com74 com2 d3 ---------- 4b com75 com3 d4 ---------- 4c com76 com4 d5 ---------- 4d com77 com5 d6 ---------- 4e com78 com6 1 0 0 1 d7(msb) ---------- 4f com79 com7 1 0 1 0 d0 ---------- icons icons icons internal column address 00 01 02 03 04 05 06 07 f8 f9 fa fb fc fd fe ff adc = 0 00 01 02 03 7c 7d 7e 7f adc = 1 7f 7e 7d 7c 03 02 01 00 seg outputs seg0 seg1 seg2 seg3 seg124 seg125 seg126 seg127 figure 5b. graphic display data ram (gddram) address map for ssd1851 (with vertical scroll value 48h) mapping depends on com scan direction setting first byte second byte
ssd1850/51 series rev 1.2 01/2003 solomon 18 oscillator circuit this module is an on-chip low power rc oscillator circuitry (figure 6). the oscillator generates the clock for the dc-dc voltage converter. this clock is also used in the display timing generator. enable oscillation circuit enable buffer internal resistor osc2 osc1 oscillator enable (cl) lcd driving voltage generator and regulator this module generates the lcd voltage needed for display output. it takes a single supply input and generates necessary bias voltages. it consists of: 1. 2x, 3x, 4x, 5x and 6x dc-dc voltage converter *note: ssd1850 works up to 5x only. please refer to application notes on p.42. 2. voltage regulator feedback gain control for initial lcd voltage. external resistors are connected between vss and vr, and between vr and vl6. these resistors are chosen to give the desired vl6 according to the following equations: g v r r 1 v con 1 2 6 l * * ? ? ? ? ? ? ? ? + = ref con v v * 210 63 1 ? ? ? ? ? ? ? ? = where vref is the internally generated reference voltage with a known r1 and r2. typical value for vref is 2.1v r1 is the resistance of the resistor between vss and vr. r2 is the resistance of the resistors between vr and vl6. is the software contrast level from 0 to 63. g = 1 if intrs = vdd; ref = vdd g = 0.80 if intrs = vss; ref = vdd internal p well resisto r figure 6. oscillator circuitry
ssd1850/51 series rev 1.2 01/2003 solomon 19 3. bias divider if the output op-amp buffer option in set power control register command is enabled, this circuit block will divide the regulator output (vl6) to give the lcd driving levels (vl2 -vl5). a low power consumption circuit design in this bias divider saves most of the display current comparing to traditional design. stabilizing capacitors (0.47~2uf) are required to be connected between these voltage level pins (vl2 - vl5) and vss. if the lcd panel loading is heavy, four additional resistors are suggested to add to the application circuit as following: 4. contrast control software control of 64 voltage levels of lcd voltage. 5. bias ratio selection circuitry software control of 1/4 to 1/10 bias ratio to match the characteristic of lcd panel. note: ssd1850 has 1/4 to 1/9 bias only. 6. self adjust temperature compensation circuitry provide 2 different temperature compensation grade selections to satisfy the various liquid crystal temperature grades. the grading can be selected by software control. default temperature coefficient (tc) value is -0.05%/ c. 193 / 209 bit latch a register carries the display signal information. in 128x65/81 display mode, data will be fed to the hv- buffer cell and level-shifted to the required level. level selector level selector is a control of the display synchronization. display voltage can be separated into two sets and used with different cycles. synchronization is important since it selects the required lcd voltage level to the hv buffer cell, which in turn outputs the com or seg lcd waveform. hv buffer cell (level shifter) hv buffer cell works as a level shifter which translates the low voltage output signal to the required driving voltage. the output is shifted out with an internal frm clock which comes from the display timing generator. the voltage levels are given by the level selector which is synchronized with the internal m signal. connections for heavy loading applications + + + + + r l r l r l r l c 2 c 2 c 2 c 2 c 2 vss vl2 vl3 vl4 vl5 vl6 vss remarks: 1. c2 = 0.47~2.0uf 2. rl = 100k~1m (optional)
ssd1850/51 series rev 1.2 01/2003 solomon 20 reset circuit when res input is low, the chip is initialized to the following: 1. page address is set to 0 2. column address is set to 0 3. display is off 4. display start line is set to 0 (gddram page 0, d0) 5. display offset is set to 0 (com0 is mapped to row0) 6. 128x80 display mode for ssd1851 and 128x64 display mode for ssd1850. 7. normal/reverse display is normal 8. n-line inversion register is 0 9. entire display is off 10. power control register (vc, vr, vf) is set to (0,0,0) 11. 3x booster is selected 12. internal resistor ratio register is set to 0h 13. software contrast is set to 32 14. lcd bias ratio is set to 1/10 for ssd1851 and 1/9 for ssd1850. 15. normal scan direction of com outputs 16. segment remap is disabled (seg0 display column address 0) 17. internal oscillator is off 18. test mode is off 19. temperature coefficient is set to ptc0 (-0.05%) 20. icon display line is off when reset command is issued, the following parameters are initialized only: 1. page address is set to 0 2. column address is set to 0 3. initial display line is set to 0 (point to display ram page 0, d0) 4. internal resistor ratio register is set to 0h 5. software contrast is set to 32
ssd1850/51 series rev 1.2 01/2003 solomon 21 lcd panel driving waveform the following is an example of how the common and segment drivers may be connected to a lcd panel. the waveforms shown in figure 7a and 7b illustrate the desired multiplex scheme with n-line inversion feature is disabled (default). time slot com0 com1 seg0 seg1 m v l6 v l5 v l4 v l3 v l2 v ss v l6 v l5 v l4 v l3 v l2 v ss v l6 v l5 v l4 v l3 v l2 v ss v l6 v l5 v l4 v l3 v l2 v ss * note: n is the number of multiplex ratio including icon line. if it is enabled, n is equal to 80 for ssd1851 and 64 for ss d1850 on por 1 2 3 4 5 6 7 8 9 . . . n * 1 2 3 4 5 6 7 8 9 . . . n * 1 2 3 4 5 6 7 8 9 . . n * 1 2 3 4 5 6 7 8 9 . . . n * figure 7b. lcd driving signal from ssd1850/51 com1 com2 com3 com4 com5 com6 com7 e g 1 e g 2 e g 3 e g 4 com0 e g 0 fi g ure 7a. lcd dis p la y exam p le ?0?
ssd1850/51 series rev 1.2 01/2003 solomon 22 command table hex d7 d6 d5 d4 d3 d2 d1 d0 command description 00~0f 0 0 0 0 c3 c2 c1 c0 set lower column address set the lower nibble of the column address pointer for ram access. the pointer is reset to 0 after rest. 10~17 0 0 0 1 0 c6 c5 c4 set upper column address set the upper nibble of the column address pointer for ram access. the pointer is reset to 0 after rest. 18~1f reserved reserved 20~27 0 0 1 0 0 r2 r1 r0 set internal regulator resistor ratio the internal regulator gain (1+r2/r1)vcon increases as r2r1r0 is increased from 000b to 111b. the factor, 1+r2/r1, is given by: r2r1r0 = 000: 2.3 (por) r2r1r0 = 001: 3.0 r2r1r0 = 010: 3.7 r2r1r0 = 011: 4.4 r2r1r0 = 100: 5.1 r2r1r0 = 101: 5.8 r2r1r0 = 110: 6.5 r2r1r0 = 111: 7.2 28~2f 0 0 1 0 1 vc vr vf set power control register vc=0: turns off the internal voltage booster (por) vc=1: turns on the internal voltage booster vr=0: turns off the internal regulator (por) vr=1: turns on the internal regulator vf=0: turns off the output op-amp buffer (por) vf=1: turns on the output op-amp buffer 30~3f reserved reserved 40~43 0 x 1 l6 0 l5 0 l4 0 l3 0 l2 x l1 x l0 set display start line the next command specifies the row address pointer (0-79) of the ram data to be displayed in com0. this command has no effect on icons. the pointer is set to 0 after reset. 44~47 0 x 1 c6 0 c5 0 c4 0 c3 1 c2 x c1 x c0 set display offset the next command specifies the mapping of first display line (com0) to one of row0~79 (ssd1851) or (com0) to one of row0~63 (ssd1850). this command has no effect on icons. com0 is mapped to row0 after reset. 48~4b 0 x 1 d6 0 d5 0 d4 1 d3 0 d2 x d1 x d0 set multiplex ratio the next command specifies the number of lines, excluding icons, to be displayed. with icon is disabled (por), duties 1/16~1/80 (ssd1851) or 1/16~1/64 (ssd1850) could be selected. with icon enabled, the available duty ratios are 1/17~ 1/81 (ssd1851) or 1/17~1/65 (ssd1850). 4c~4f 0 x 1 x 0 x 0 n4 1 n3 1 n2 x n1 x n0 set n-line inversion the next command sets the n-line inversion register from 3 to 33 lines to reduce display crosstalk. register values from 00001b to 11111b are
ssd1850/51 series rev 1.2 01/2003 solomon 23 mapped to 3 lines to 33 lines respectively. value 00000b disables the n-line inversion, which is the por value. to avoid a fix polarity at some lines, it should be noted that the total number of mux (including the icon line) should not be a multiple of the lines of inversion (n). 50~56 0 1 0 1 0 b2 b1 b0 set lcd bias sets the lcd bias from 1/4 ~ 1/10 according to b2b1b0: 000: 1/4 bias 001: 1/5 bias 010: 1/6 bias 011: 1/7bias 100: 1/8 bias 101: 1/9 bias (por for ssd1850) 110: 1/9 bias (ssd1850); 1/10 bias (por for ssd1851) 57~63 reserved reserved 64~67 0 1 1 0 0 1 b1 b0 set dc-dc converter factor sets the dc-dc multiplying factor from 2x to 6x b1b0: 00: 2x/3x (por, 2x or 3x multiplying depended on the dc-dc converter hardware configuration) 01: 4x 10: 5x 11: 5x (ssd1850); 6x (ssd1851) 68~80 reserved reserved 81 1 x 0 x 0 c5 0 c4 0 c3 0 c2 0 c1 1 c0 set contrast control register the next command sets one of the 64 contrast levels. the darkness increase as the contrast level increase. the level is set to 32 after por. 82 1 1 0 1 0 1 0 1 0 x3 0 x2 1 x1 0 x0 otp setting set the desired vl6 voltage value: 0000: original contrast 0001: original contrast +1 step 0010: original contrast +2 steps 0011: original contrast +3 steps 0100: original contrast +4 steps 0101: original contrast +5 steps 0110: original contrast +6 steps 0111: original contrast +7 steps 1000: original contrast -8 steps 1001: original contrast -7 steps 1010: original contrast -6 steps 1011: original contrast -5 steps 1100: original contrast -4 steps 1101: original contrast -3 steps 1110: original contrast -2 steps 1111: original contrast -1 step 83 1 0 0 0 0 0 1 1 otp programming please refer the sequence of otp programming 84~87 reserved reserved 88 1 wb3 0 wb2 0 wb1 0 wb0 1 wa3 0 wa2 0 wa1 0 wa0 set white mode, frame 2 nd & 1 st 89 1 wd3 0 wd2 0 wd1 0 wd0 1 wc3 0 wc2 0 wc1 1 wc0 set white mode, frame 4 th & 3 rd set gray scale mode and register. these are two-byte commands used to specify the contrast levels for the gray scale, 4 levels available. after power on reset,
ssd1850/51 series rev 1.2 01/2003 solomon 24 8a 1 lb3 0 lb2 0 lb1 0 lb0 1 la3 0 la2 1 la1 0 la0 set light gray mode, frame 2 nd & 1 st 8b 1 ld3 0 ld2 0 ld1 0 ld0 1 lc3 0 lc2 1 lc1 1 lc0 set light gray mode, frame 4 th & 3 rd 8c 1 db3 0 db2 0 db1 0 db0 1 da3 1 da2 0 da1 0 da0 set dark gray mode, frame 2 nd & 1 st 8d 1 dd3 0 dd2 0 dd1 0 dd0 1 dc3 1 dc2 0 dc1 1 dc0 set dark gray mode, frame 4 th & 3 rd 8e 1 bb3 0 bb2 0 bb1 0 bb0 1 ba3 1 ba2 1 ba1 0 ba0 set black mode, frame 2 nd & 1 st 8f 1 bd3 0 bd2 0 bd1 0 bd0 1 bc3 1 bc2 1 bc1 1 bc0 set black mode, frame 4 th & 3 rd wa0~3 = wb0~3 = wc0~3 = wd0~3 = 0000 la0~3 = lb0~3 = lc0~3 = ld0~3 = 0000 da0~3 = db0~3 = dc0~3 = dd0~3 = 1111 ba0~3 = bb0~3 = bc0~3 = bd0~3 = 1111 memory content 1 st byte 2 nd byte gray mode 0 0 1 1 0 1 0 1 white light gray dark gray black 90~97 1 0 0 1 0 fr c pw m1 pw m0 set pwm and frc sets pwm and frc for gray-scale operation. frc = 0 : 4-frame (por) frc = 1 : 3-frame pwm1 pwm0 = 00 & 01 : 9-levels (por) pwm1 pwm0 = 10 : 12-levels pwm1 pwm0 = 11 : 15-levels 98~9f reserved reserved a0~a1 1 0 1 0 0 0 0 s0 set segment re- map s0=0: column address 00h is mapped to seg0 (por) s0=1: column address 7fh is mapped to seg0 a2~a3 1 0 1 0 0 0 1 c0 set icon enable c0=0: disable icon row (mux = 16 to 80/64, por) c0=1: enable icon row (mux = 17 to 81/65) a4~a5 1 0 1 0 0 1 0 e0 set entire display on/off e0=0: normal display (display according to ram contents, por) e0=1: all pixels are on regardless of the ram contents *note: this command will override the effect of ?set normal/inverse display? a6~a7 1 0 1 0 0 1 1 r0 set normal/inverse display r0=0: normal display (display according to ram contents, por) r0=1: inverse display (on and off pixels are inverted) *note: this command will not affect the display of the icon line a8~a9 1 0 1 0 1 0 0 s0 set power save mode s0=0: standby mode (por) s0=1: sleep mode aa reserved reserved ab 1 0 1 0 1 0 1 1 start internal oscillator oscillator is off, after reset, until this command is issued. ac~ad reserved reserved ae~af 1 0 1 0 1 1 1 d0 set display on/off d0=0: display off (por) d0=1: display on
ssd1850/51 series rev 1.2 01/2003 solomon 25 b0~bf 1 0 1 1 p3 p2 p1 p0 set page address set gddram page address (0~10) using p3p2p1p0 for ram access. the page address is sets to 0 after reset. c0~cf 1 1 0 0 s0 x x x set com output scan direction s0=0: normal mode (por) s0=1: remapped mode. com0 to com[n-1] becomes com[n-1] to com0 when the duty is set to n. see figure 5 as an example for n equals to 80. *note: this command will not affect the display of the icon lines d0~e0 reserved reserved e1 1 1 1 0 0 0 0 1 exit power-save mode dc-dc converter, regulator and divider status before entering the power-save mode is restored. at por, power-save mode is released. e2 1 1 1 0 0 0 1 0 software reset initialize some internal registers e3 reserved reserved e4 1 1 1 0 0 1 0 0 exit n-line inversion the frame will be inverted once per frame e5~e7 reserved reserved e8 1 d7 1 d6 1 d5 0 d4 1 d3 0 d2 0 d1 0 d0 set display data length this command is valid only at 3-wire spi (ps0=ps1=l) the next command specifies the number of bytes of display data to be written after this composite command. d(7:0)=00: 1 byte of display data is to be sent d(7:0)=ff: 256 bytes of display data is to be sent e9~ef reserved reserved f0~ff 1 1 1 1 x x x x extended features test mode commands and extended features, see extended command table. extended command table bit pattern command description 11110000 000000x 1 x 0 x 1 x 0 : set vl6 noise reduction x 1 x 0 = 00: enable (por) x 1 x 0 = 11: normal remarks: this command is only valid for the ic version with g prefix notation on the ?dte? (datecode) field of label printed on die tray cover, intermediates and outer boxes. 11110001 00001x 2 x 1 x 0 x 2 x 1 x 0 : set tc value x 2 x 1 x 0 = 000: -0.05%/ c (por) x 2 x 1 x 0 = 001: -0.07%/ c 11110111 0000000x 0 select oscillator source x 0 = 0: internal rc oscillator is selected (por) x 0 = 1: external oscillator from cl pin is selected 11110010 00000x 2 x 1 x 0 oscillator adjustment x 2 x 1 x 0 = 000: -9% x 2 x 1 x 0 = 001: -6% x 2 x 1 x 0 = 010: -3% x 2 x 1 x 0 = 011: 0 (por) x 2 x 1 x 0 = 100: +3%
ssd1850/51 series rev 1.2 01/2003 solomon 26 x 2 x 1 x 0 = 101: +6% x 2 x 1 x 0 = 110: +9% x 2 x 1 x 0 = 111: +12% 11111101 xxxx0x 2 10 lock / unlock interface x 2 = 0 : unlock the ic. the driver accepts any command and data written. x 2 = 1 : lock the ic. the driver ignores all command and data written, except the unlock command or pin reset. 11110110 000x 4 x 3 x 2 x 1 x 0 frame frequency adjust (please find the default setting in the following table) framefq x 2 x 1 x 0 = 000: 0 x 2 x 1 x 0 = 001: 1 x 2 x 1 x 0 = 010: 2 x 2 x 1 x 0 = 011: 3 x 2 x 1 x 0 = 100: 4 x 2 x 1 x 0 = 101: 5 x 2 x 1 x 0 = 110: 6 x 2 x 1 x 0 = 111: 7 fosc x 4 x 3 = 00: 59khz x 4 x 3 = 01: 75khz x 4 x 3 = 10: 94khz x 4 x 3 = 11: 113khz other than the above set test mode reserved frame frequency default setting frame frequency = fosc / [mux x (framefq + 1) x pwm] mux (icon enable) framefq pwm fosc mux<=17 2 5 4 15 12 9 59khz 94khz 59khz 18<=mux<=33 1 1 2 15 12 9 75khz 59khz 75khz 34<=mux<=49 0 1 1 15 12 9 59khz 94khz 75khz 50<=mux<=65 0 0 1 15 12 9 75khz 59khz 94khz 66<=mux<=81 0 0 0 15 12 9 94khz 75khz 59khz pwm is defined in command set pwm and frc.
ssd1850/51 series rev 1.2 01/2003 solomon 27 read status byte a 8 bits status byte will be placed onto the data bus when a read operation is performed if d/ c is low. the status byte is defined as following: d7 d6 d5 d4 d3 d2 d1 d0 comment busy on res 0 1 0 ds1 ds0 busy=0 : chip is idle busy=1 : chip is executing instruction on=0 : display is off on=1 : display is on res =0: chip is idle res =1: chip is executing reset ds1, ds0 = 00: ssd1850 ds1, ds0 = 01: ssd1851 data read / write to read data from the gddram, input high to r/ w ( wr ) pin and d/ c pin for 6800-series parallel mode, low to e( rd ) pin and high to d/ c pin for 8080-series parallel mode. no data read is provided for serial mode. in normal mode, gddram column address pointer will be increased by one automatically after each data read. also, a dummy read is required before the first data is read. see p.14, figure 4 in functional description. to write data to the gddram, input low to r/ w ( wr ) pin and high to d/ c pin for 6800-series parallel mode. for serial interface, it will always be in write mode. gddram column address pointer will be increased by one automatically after each data write. after the data read/write operation (address=127) is executed, the address will be reset to 0 in next data read/write operation. address increment table (automatic) d/ c r/ w ( wr ) action auto address increment 0 0 write command no 0 1 read status no 1 0 write data yes 1 1 read data yes address increment is done automatically after data read/write. the column address pointer of gddram is affected. after the data read/write operation (address=127) is executed, the address will be reset to 0 in next data read/write operation. commands required for r/ w ( wr ) actions on ram r/ w ( wr ) actions on rams commands required read/write data from/to gddram. set gddram page address set gddram column address read/write data (1011x 3 x 2 x 1 x 0 )* (0001x 3 x 2 x 1 x 0 )* (0000x 3 x 2 x 1 x 0 )* (x 7 x 6 x 5 x 4 x 3 x 2 x 1 x 0 ) * no need to resend the command again if it is set previously. the read / write action to the display data ram does not depend on the display mode. this means the user can change the ram content whether the target ram content is being displayed or not.
ssd1850/51 series rev 1.2 01/2003 solomon 28 command descriptions set display on/off this command turns the display on/off, by the value of the lsb. set display start line this command is to set display start line register to determine starting address of display ram to be displayed by selecting a value from 0 to 63/79. with value equals to 0, d0 of page 0 is mapped to com0. with value equals to 1, d1 of page0 is mapped to com0. the display start line values of 0 to 63/79 are assigned to page 0 to 9. set page address this command positions the page address to 0 to 8/10 possible positions in gddram. refer to figure 5. set higher column address this command specifies the higher nibble of the 7-bit column address of the display data ram. the column address will be incremented by each data access after it is pre-set by the mcu and returning to 0 once overflow (>127). set lower column address this command specifies the lower nibble of the 7-bit column address of the display data ram. the column address will be incremented by each data access after it is pre-set by the mcu and returning to 0 once overflow (>127). set segment re-map this commands changes the mapping between the display data column address and segment driver. it allows flexibility in layout during lcd module assembly. refer to figure 5. set normal/inverse display this command sets the display to be either normal/inverse. in normal display, a ram data of 1 indicates an ?on? pixel. while in reverse display, a ram data of 0 indicates an ?on? pixel. the icon line is not affected by this command. set entire display on/off this command forces the entire display, including the icon row, to be ?on? regardless of the contents of the display data ram. this command has priority over normal/inverse display. to execute this command, set display on command must be sent in advance. set lcd bias this command is used to select a suitable bias ratio (1/4 to 1/11) required for driving the particular lcd panel in use. the por default for ssd1851 is set to 1/10 bias and ssd1850 is set to 1/9. software reset this command causes some of the internal status of the chip to be initialized: 1. page address is set to 0 2. column address is set to 0 3. initial display line is set to 0 (point to display ram page 0, d0) 4. internal resistor ratio register is set to (0,0,0) 5. software contrast is set to 32 set com output scan direction this command sets the scan direction of the com output allowing layout flexibility in lcd module assembly.
ssd1850/51 series rev 1.2 01/2003 solomon 29 set power control register this command turns on/off the various power circuits associated with the chip. set internal regulator resistors ratio this command is to enable any one of the eight internal resistor (irs) settings for different regulator gains when using internal regulator resistor network (intrs pin pulled high). the contrast control voltage range curves is given in the figure below: set contrast control register this command adjusts the contrast of the lcd panel by changing vl6 of the lcd drive voltage provided by the on-chip power circuits. vl6 is set with 64 steps (6-bit) contrast control register. it is a compound commands: set display offset the next command specifies the mapping of display start line (com0 if display start line register equals to 0) to one of row0-79. this command has no effect on icons. com0 is mapped to row0 after reset. yes changes complete? set contrast control register contrast level data n o
ssd1850/51 series rev 1.2 01/2003 solomon 30 set multiplex ratio this command switches default 80 multiplex mode to any multiplex from 16 to 80, if icon is disabled (por). when icon is set enable, the corresponding multiplex ratio setting will be mapped to 17 to 81. the chip pads row0-row79 will be switched to corresponding com signal output. set power save mode this command forces the chip to enter standby or sleep mode. lsb of the command will define which mode will be entered. exit power save mode this command releases the chip from either standby or sleep mode and return to normal operation. set n-line inversion number of line inversion is set by this command for reducing crosstalk. 3 to 33-line inversion operations could be selected. at por, this operation is disabled. it should be noted that the total number of mux (including the icon line) should not be a multiple of the inversion number (n). or else, some lines will not be changed their polarity during frame change. exit n-line inversion this command releases the chip from n-line inversion mode. the driving waveform will be inverted once per frame after issuing this command. set dc-dc converter factor internal dc-dc converter factor is set by this command. for ssd1850, 2x to 5x multiplying factors could be selected. 2x/3x, 4x, 5x and 6x factors are selected using this command. hardware configuration is used for 2x or 3x setup. for ssd1851, 2x to 6x multiplying factors could be selected. set icon enable this command enable/disable the icon display. start internal oscillator after por, the internal oscillator is off. it should be turned on by sending this command to the chip. set display data length this two-byte command only valid when 3-wire spi configuration is set by h/w input (ps0=ps1=l). the second 8-bit is used to indicate that a specified number display data byte (1-256) are to be transmitted. next byte after the display data string is handled as a command. set gray scale mode (white/light gray/dark gray/black) command 88(hex) to 8f(hex) are used to specify the four gray levels? pulse width at the four possible frames. the four gray levels are called white, light gray, dark gray and black. each level is defined by 4 registers for 4 consecutive frames. for example, wa is a 4-bit register to define the pulse width of the 1 st frame in white mode. wb is a register for 2 nd frame in white mode etc. each command specifies two registers.
ssd1850/51 series rev 1.2 01/2003 solomon 31 for 4 frc, memory content frame 1 st byte 2 nd byte gray mode 1 st 2 nd 3 rd 4 th 0 0 white wa wb wc wd 0 1 light gray la lb lc ld 1 0 dark gray da db dc dd 1 1 black ba bb bc bd for 3 frc, memory content frame 1 st byte 2 nd byte gray mode 1 st 2 nd 3 rd 4 th (no use) 0 0 white wa wb wc wd (xx) 0 1 light gray la lb lc ld (xx) 1 0 dark gray da db dc dc (xx) 1 1 black ba bb bc bc (xx) set pwm and frc this command selects the number of frames in frame rate control, or the number of levels in the pulse width modulation. set test mode this command forces the driver chip into its test mode for internal testing of the chip. under normal operation, user should not use this command. status register read this command is issued by setting d/ c low during a data read (refer to figure 1 and 2 parallel interface waveform, p.35-38). it allows the mcu to monitor the internal status of the chip. no status read is provided for serial mode. extended commands these commands are used, in addition to basic commands, to trigger the enhanced features designed for the chip. these features are on top of general ones. set vl6 noise reduction this command is to enable the vl6 noise reduction. this command is only valid for the ic version with g prefix notation on the ?dte? (datecode) field of label printed on die tray cover, intermediates and outer boxes. for details, please refer to the product change notification document of pc0010 from ssl. set temperature coefficient (tc) value this command is to set 1 out of 2 different temperature coefficients in order to match various liquid crystal temperature grades. select oscillator source this command enables the external clock input from cl pin. oscillator adjustment this command is used to adjust the oscillator frequency to desired frame frequency. lock/unlock interface after sending the lock command, the interface will be disabled until the unlock command is received. the lock command is suggested whenever the lcd driver will not be accessed for some period. this can minimize incorrect data or command written due to noisy interface.
ssd1850/51 series rev 1.2 01/2003 solomon 32 maximum ratings symbol parameter value unit v dd -0.3 to 4.0 v v cc supply voltage vss-0.3 to vss+18.0 v v ci booster supply voltage vdd to 4.0 v v in input voltage vss-0.3 to vdd+0.3 v i current drain per pin excluding v dd and v ss 25 ma t a operating temperature -40 to +80 o c t stg storage temperature range -65 to +150 o c electrical characteristics (voltages referenced to v ss , v dd =1.8 to 3.3v, t a =-40 to 85c; unless otherwise specified.) symbol parameter test condition min typ (at 25c) max unit v dd logic circuit supply voltage range voltage generator circuit supply voltage range (absolute value referenced to v ss ) 1.8 2.7 3.3 v i ac i dp1 i dp2 i sb i sleep access mode supply current drain (v dd pins) display mode supply current drain (v dd pins) display mode supply current drain (v dd pins) standby mode supply current drain (v dd pins) sleep mode supply current drain (v dd pins) v dd = 2.7v, voltage generator on, 4x converter enabled, write accessing, tcyc = 3.3mhz, osc. freq.=31khz, display on. v dd = 2.7v, v cc = 10.8v, voltage generator off, divider enabled, read/write halt, osc. freq.=31khz, display on, v l6 =9v v dd = 2.7v, vcc=10.8v, voltage generator on, 4x dc-dc converter enabled divider enabled, read/write halt, osc. freq.=31khz, display on, v l6 = 9v. v dd = 2.7v, lcd driving waveform off, osc. freq. 31khz, read/write halt. v dd = 2.7v, lcd driving waveform off, oscillator off, read/write halt. - - - - - 750 40 200 27 0.5 800 60 500 40 2.5 ? ? a a a v cc v lcd lcd driving voltage generator output (v cc pin) dc-dc converter efficiency lcd driving voltage input (v cc pin) display on, voltage generator enabled, dc/dc converter enabled, osc. freq. = 31khz, regulator enabled, divider enabled. i cc < 20ua voltage generator disabled. vdd 95 4.0 - 99 - 15.0 15.0 v % v * maximum ratings are those values beyond which damage to the device may occur. functional operation should be restricted to the limits in the electrical characteristics tables or pin description section. this device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions to be taken to avoid application of an y voltage higher than maximum rated voltages to this high impedance circuit. for proper operation it is recommended that vin and vout be constrained to the range v ss < or = (vin or v out ) < or = v dd . reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (e.g., either v ss or v dd ). unused outputs must be left open. this device may be light sensitive. caution should be taken to avoid exposure of this device to any light source during normal operation. this device is not radiation protected.
ssd1850/51 series rev 1.2 01/2003 solomon 33 symbol parameter test condition min typ max unit v ref external reference voltage input internal reference voltage internal reference voltage source disable (ref pin pulled low), external reference voltage input to v ext pin. internal reference voltage source enabled (ref pin pulled high), v ext pin nc. 2.04 2.10 2.10 2.16 v v v oh1 v ol1 v l6 v l6 output high voltage (d 0 -d 7 ) output low voltage (d 0 -d 7 ) lcd driving voltage source (v l6 pin) lcd driving voltage source (v l6 pin) iout = +500 ? iout = -500 ? regulator enabled (vl6 voltage depends on int/ext contrast control) regulator disable 0.8*v dd 0.0 v dd - - - - floating v dd 0.2*v dd v cc -0.5 - v v v v v ih1 v il1 input high voltage (res#, ps0, ps1, cs, d/c#, r/w#, d 0 -d 7 , ref, intrs) input low voltage (res#, ps0, ps1, cs, d/c#, r/w#, d 0 -d 7 , ref, intrs) 0.8*v dd 0.0 - - v dd 0.2*v dd v v v l6 v l5 v l4 v l3 v l2 v l6 v l5 v l4 v l3 v l2 lcd display voltage output (v l6 , v l5 , v l4 , v l3 , v l2 pins) lcd display voltage input (v l6 , v l5 , v l4 , v l3 , v l2 pins) divider enabled, 1:a bias ratio, a=4~10 for ssd1851 and a =4~9 for ssd1850. voltage reference to v ss , external voltage generator, divider disabled - - - - - v l5 v l4 v l3 v l2 v ss v l6 (a-1)/a*v l6 (a-2)/a*v l6 2/a*v l6 1/a*v l6 - - - - - - - - - - v cc v l6 v l5 v l4 v l3 v v v v v v v v v v i oh i ol i oz output high current source(d 0 -d 7 ) output low current drain (d 0 -d 7 ) output tri-state current drain source (d 0 -d 7 ) vout=v dd -0.4v vout=0.4v 50 - -1 - - - - -50 1 a a a i il /i ih input current (res#, ps0, ps1,cs#, e(rd#), d/c#,r/w#(wr#), d 0 ~d 7 , ref, intrs) -1 1 a c in input capacitance (all logic pins) 5 7.5 pf ? v l6 variation of vl6 output (1.8v < v dd < 3.3v) regulator enabled, internal contrast control enabled, set contrast control register = 0 - 2 - % ptc0 ptc1 temperature coefficient compensation temperature coefficient [por] temperature coefficient voltage regulator enabled voltage regulator enabled -0.04 -0.06 -0.05 -0.07 -0.06 -0.08 % % *the formula for the temperature coefficient is: % 100 * 25 1 * 0 50 0 50 ) / (% 0 0 0 0 0 0 c at v c c c at v c at v c tc ref ref ref ? ? =
ssd1850/51 series rev 1.2 01/2003 solomon 34 ac electrical characteristics (t a =-40 to 85c, voltages referenced to v ss , v dd =v ci =2.7v, unless otherwise specified.) symbol parameter test condition min typ (at 25c) max unit f frm frame frequency (ssd1851) fosc / [mux x (framefq+1) x pwm] display on, set 128 x 81 graphic display mode, icon line enabled, 15pwm, default frame frequency setting 70 77.4 100 hz f frm frame frequency (ssd1850) fosc / [mux x (framefq+1) x pwm] display on, set 128 x 65 graphic display mode, icon line enabled, 15pwm, default frame frequency setting 70 76.9 100 hz
ssd1850/51 series rev 1.2 01/2003 solomon 35 table 3a. parallel timing characteristics (ta=-40 to 85c, vdd=2.7v, vss=0v) symbol parameter min typ max unit t cycle clock cycle time (write cycle) 100 - - ns t as address setup time 0 - - ns t ah address hold time 0 - - ns t dsw write data setup time 10 - - ns t dhw write data hold time 2 - - ns t dhr read data hold time 10 - 30 ns t oh output disable time - - 80 ns t acc access time - - 25 ns pw csl chip select low pulse width (read ram) chip select low pulse width (read command) chip select low pulse width (write) 95 40 15 - - - - ns pw csh chip select high pulse width (read) chip select high pulse width (write) 30 30 - - - - ns t r rise time - - 10 ns t f fall time - - 10 ns valid data t c ycl e t dsw t as t ah t dhr t acc cs d/ c d 0 -d 7 e valid data d 0 -d 7 (write data to driv er) (read data f rom driv er) t dhw pw csl pw csh t f t r r/ w t oh figure 1a. parallel 6800-series interface timing characteristics (ps0=h, ps1=h)
ssd1850/51 series rev 1.2 01/2003 solomon 36 table 3b. parallel timing characteristics (ta=-40 to 85c, vdd=1.8v,vss=0v) symbol parameter min typ max unit t cycle clock cycle time (write cycle) 100 - - ns t as address setup time 0 - - ns t ah address hold time 0 - - ns t dsw write data setup time 15 - - ns t dhw write data hold time 5 - - ns t dhr read data hold time 15 - - ns t oh output disable time - - 40 ns t acc access time (ram) access time (command) - - - - 100 35 ns pw csl chip select low pulse width (read ram) chip select low pulse width (read command) chip select low pulse width (write) 120 55 20 - - - - ns pw csh chip select high pulse width (read) chip select high pulse width (write) 40 40 - - - - ns t r rise time - - 10 ns t f fall time - - 10 ns valid data t c ycl e t dsw t as t ah t dhr t acc cs d/ c d 0 -d 7 e valid data d 0 -d 7 (write data to driv er) (read data f rom driv er) t dhw pw csl pw csh t f t r r/ w t oh figure 1b. parallel 6800-series interface timing characteristics (ps0=h, ps1=h)
ssd1850/51 series rev 1.2 01/2003 solomon 37 table 4a. parallel timing characteristics (ta=-40 to 85c, vdd=2.7v,vss=0v) symbol parameter min typ max unit t cycle clock cycle time 100 - - ns t as address setup time 0 - - ns t ah address hold time 0 - - ns t dsw write data setup time 10 - - ns t dhw write data hold time 2 - - ns t dhr read data hold time 10 - - ns t oh output disable time - - 30 ns t acc access time (ram) access time (command) - - - 80 25 ns pw csl chip select low pulse width (read ram) chip select low pulse width (read command) chip select low pulse width (write) 95 40 15 - - - - ns pw csh chip select high pulse width (read) chip select high pulse width (write) 30 30 - - - - ns t r rise time - - 10 ns t f fall time - - 10 ns va lid dat a t cycl e t dsw t as t ah t dhr t ac c cs d/c d 0 -d 7 rd (e) valid data d 0 -d 7 (write dat a to driver) ( re ad d ata from dr iver ) t dhw pw csl pw csh t f t r t oh wr (r/w ) figure 2a. parallel 8080-series interface timing characteristics (ps0=h, ps1=l)
ssd1850/51 series rev 1.2 01/2003 solomon 38 table 4b. parallel timing characteristics (ta=-40 to 85c, vdd=1.8v,vss=0v) symbol parameter min typ max unit t cycle clock cycle time 100 - - ns t as address setup time 0 - - ns t ah address hold time 0 - - ns t dsw write data setup time 15 - - ns t dhw write data hold time 5 - - ns t dhr read data hold time 15 - - ns t oh output disable time - - 40 ns t acc access time (ram) access time (command) - - - 100 35 ns pw csl chip select low pulse width (read ram) chip select low pulse width (read command) chip select low pulse width (write) 120 55 20 - - - - ns pw csh chip select high pulse width (read) chip select high pulse width (write) 40 40 - - - - ns t r rise time - - 10 ns t f fall time - - 10 ns va lid dat a t cycl e t dsw t as t ah t dhr t ac c cs d/c d 0 -d 7 rd (e) valid data d 0 -d 7 (write dat a to driver) ( re ad d ata from dr iver ) t dhw pw csl pw csh t f t r t oh wr (r/w ) figure 2b. parallel 8080-series interface timing characteristics (ps0=h, ps1=l)
ssd1850/51 series rev 1.2 01/2003 solomon 39 table 5a. serial timing characteristics (t a = -40 to 85 c, v dd = 2.7v, v ss =0v) symbol parameter min typ max unit t cycle clock cycle time 66 - - ns t as address setup time 10 - - ns t ah address hold time 5 - - ns t css chip select setup time 10 - - ns t csh chip select hold time 5 - - ns t dsw write data setup time 10 - - ns t ohw write data hold time 10 - - ns t clkl clock low time 10 - - ns t clkh clock high time 20 - - ns t r rise time - - 10 ns t f fall time - - 10 ns valid data t cycle t dsw t as t ah sck d/c sda cs t dhw t clkl t clkh t f t r t css t cs h (required if ps1 = h) d7 d6 d5 d4 d3 d2 d1 d0 sck sda cs figure 3a. serial timing characteristics (ps0=l)
ssd1850/51 series rev 1.2 01/2003 solomon 40 table 5b. serial timing characteristics (t a = -40 to 85 c, v dd = 1.8v, v ss =0v) symbol parameter min typ max unit t cycle clock cycle time 70 - - ns t as address setup time 15 - - ns t ah address hold time 10 - - ns t css chip select setup time 15 - - ns t csh chip select hold time 10 - - ns t dsw write data setup time 15 - - ns t ohw write data hold time 15 - - ns t clkl clock low time 15 - - ns t clkh clock high time 30 - - ns t r rise time - - 10 ns t f fall time - - 10 ns valid data t cycle t dsw t as t ah sck d/c sda cs t dhw t clkl t clkh t f t r t css t cs h (required if ps1 = h) d7 d6 d5 d4 d3 d2 d1 d0 sck sda cs figure 3b. serial timing characteristics (ps0=l)
ssd1850/51 series rev 1.2 01/2003 solomon 41 application circuit com38 com39 com79 icons seg127???????????????????????????seg0 display panel size 128 x 80 + 1 icon line icons com0 : : : : com38 com39 com40 com41 : : : : com79 seg0 ????????????????.????. seg127 remapped com scan direction [command: c8 remapped com scan direction [command: c8 remapped com scan direction [command: c8] : : : : : : : : : : : com0 segment remapped [command: a1) ssd1851 die 81 mux (die face ip) remapped com scan direction [command: c8 : : : : com41 com40 c6p c4p c2p c1p c1 n c3p c5p vcc v r vl6 vl4 vl5 vl3 vl2 cs# d0-d7 intrs ref e r/ w d/c ps1 ps0 res# contol circuit regulator divider circuit booster circuit
ssd1850/51 series rev 1.2 01/2003 solomon 42 application circuit: dc-dc converter circuit configuration ssd1850/51 ic works from 2x to 6x dc-dc converter. for the capacitor connections, please refer to below circuit diagrams. note that if the capacitor connection does not match with the software setting of dc-dc converter factor (0x64~0x67), abnormal current consumption will be observed. *note: capacitor value = 1.0uf to 4.7uf *note: ssd1850 works up to 5x only. vss vcc c5p c3p c1n c1p c2p c2n c4p + - - + - + 3x converter vss v cc c5p c3p c1n c1p c2p c2n c4p + - - + - + + 4x converter + - vss v cc c5p c3p c1n c1p c2p c2n c4p + - - + - + + + 6x converter vss vcc c5p c3p c1n c1p c2p c2n c4p - + - + 2x converter vss v cc c5p c3p c1n c1p c2p c2n c4p - + - + + 5x converter - + +
ssd1850/51 series rev 1.2 01/2003 solomon 43 application circuit: regulator circuit and bias divider circuit internal regulator and bias divider [command: 2f] external regulator and internal bias divider [command: 2d] external regulator bias divider [command: 28] vl6 vl5 vl4 vl3 vl2 capacitor = 0.47uf ? 2.0uf vss remarks: intrs = ?h? v r vl6 vl5 vl4 vl3 vl2 capacitor = 0.47uf ? 2.0uf vss remarks: intrs = ?l? vcc vl6 vl5 vl4 vl3 vl2 external vcc vss remarks: intrs = ?l?
ssd1850/51 series rev 1.2 01/2003 solomon 44 otp programming circuit and sequence otp (one time programming) is a method to adjust the vl6. in order to eliminate the variations of lcd module in term of contrast level, otp can be used to achieve the best contrast of every lcd modules. otp setting and programming should include two major steps of (1) find the otp offset and (2) otp programming as following, step 1. find the otp offset (1) hardware reset (sending an active low reset pulse to res pin) (2) send original initialization routines (3) set and display any test patterns (4) adjust the contrast value (0x81, 0x00~0x3f) until there is the best visual contrast (5) otp setting steps = contrast value of the best visual contrast - contrast value of original initialization example 1: contrast value of original initialization = 0x20 contrast value of the best visual contrast = 0x24 otp setting steps = 0x24 - 0x20 = +4 otp setting commands should be (0x82, 0xf4) example 2: contrast value of original initialization = 0x20 contrast value of the best visual contrast = 0x1b otp setting steps = 0x1b - 0x20 = -5 otp setting commands should be (0x82, 0xfb) step 2. otp programming (6) hardware reset (sending an active low reset pulse to res pin) (7) enable oscillator (0xab) (8) connect an external vcc (see diagram below) (9) send otp setting commands that we find in step 1 (0x82, 0xf0~0xff) (10) send otp programming command (0x83) (11) wait at least 2 seconds (12) hardware reset verify the result by repeating step 1. (2) ? (3) r + ssd1850/51 vcc res 16-18v n ote: r = 1k ~ 10k oh m c = 1u ~ 4.7u f otp programming circuit c (8) (1) & (6) & (12) gnd gnd
ssd1850/51 series rev 1.2 01/2003 solomon 45 flow chart of otp program start otp setting step = a djusted contrast value ? original contrast value connect an external voltage (16-18v) on v cc pins i) send original initialization routines ii) set and display any test patterns iii ) ins p ect the contrast i) hardware reset ii) enable oscillator end yes n o a djust the contrast level to the best visual level a ccept the contrast level on panel? (i) send otp setting commands (ii) send otp programming command (iii) wait > 2 sec (iv) hardware reset (i) hardware reset (ii) send original initialization routines (iii) set and display any test patterns step 1 step 2
ssd1850/51 series rev 1.2 01/2003 solomon 46 otp example program find the otp offset: 1. hardware reset by sending an active low reset pulse to res pin 2. command(0xab) \\enable oscillator command(0x2f) \\ turn on the internal voltage booster, internal regulator and output op-amp buffer; select booster level 3. command(0x48) \\ set duty ratio command(0x40) \\ 64mux command(0x55) \\ set biasing ratio (1/9 bias) 4. command(0x81) \\ set target gain and contrast. command(0x2d) \\ contrast = 45 command(0x24) \\ gain = 5.1 5. \\ set target display contents command(0xb0) \\ set page address command(0x00) \\ set lower nibble column address command(0x10) \\ set higher nibble column address data(?) \\ write target content to gddram command(0xaf) \\ set display on 6. otp offset calculation? target otp offset value is +3 otp programming: 7. hardware reset by sending an active low reset pulse to res pin 8. command(0xab) \\ enable oscillator 9. connect an external vcc (16v-18v) 10. command(0x82) \\ set otp offset value to +3 (0011) command(0xf3) \\ 0001 x 3 x 2 x 1 x 0 , where x 3 x 2 x 1 x 0 is the otp offset value 11. command(0x83) \\ send the otp programming command 12. wait at least 2 seconds for programming wait time 13. hardware reset by sending an active low reset pulse to res pin verify the result: 14. after otp programming, procedure 2 to 5 are repeated for inspection of the contrast on the panel
ssd1850/51 series rev 1.2 01/2003 solomon 47 ssd1851t tab package dimension (1 of 3) do not scale this drawing s s d 1 8 5 1 t s o l o m o n
ssd1850/51 series rev 1.2 01/2003 solomon 48 ssd1851t tab package dimension (2 of 3) do not scale this drawing
ssd1850/51 series rev 1.2 01/2003 solomon 49 ssd1851t tab package dimension (3 of 3) do not scale this drawing
ssd1850/51 series rev 1.2 01/2003 solomon 50 ssd1851u cof package dimension (1 of 2) do not scale this drawing
ssd1850/51 series rev 1.2 01/2003 solomon 51 ssd1851u cof package dimension (2 of 2) do not scale this drawing
ssd1850/51 series rev 1.2 01/2003 solomon 52 solomon systech reserves the right to make changes without further notice to any products herein. solomon systech makes no warr anty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does solomon systech assu me any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without li mitation consequential or incidental damages. "typical" parameters can and do vary in different applications. all operating parameters, including "typica ls" must be validated for each customer application by customer's technical experts. solomon systech does not convey any license under its patent rights nor the rights of others. solomon systech products are not designed, intended, or authorized for use as components in systems intended for surgic al implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the solom on systech product could create a situation where personal injury or death may occur. should buyer purchase or use solomon systech products for any suc h unintended or unauthorized application, buyer shall indemnify and hold solomon systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any clai m of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that solomon systech was negligent regard ing the design or manufacture of the part.

▲Up To Search▲

Price & Availability of SSD1850Z

	To Download SSD1850Z Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .