View TC520A13_7720623.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

? 2001-2012 microchip technology inc. ds21431c-page 1 tc520a features ? converts tc500/tc500a/tc510/tc514 to serial operation ? programmable conversion rate and resolution for maximum flexibility ? supports up to 17-bits of accuracy plus polarity bit ? low power operation: typically 7.5m ? ? 14-pin pdip or 16-pin soic packages ? polled or interrupt mode operation applications ? computer peripheral interface ? portable instruments ? data acquisition system interface device selection table package type general description the tc520a serial interface adapter provides logic control for microchip's tc500/tc500a/tc510/tc514 family of dual slope, integrating a/d converters. it directly manages tc500 converter phase control sig- nals a, b and cmptr, thereby reducing host processor task loading and software complexity. com- munication with the tc520a is accomplished over a 3 wire serial port. key converter operating parameters are programmable for complete user flexibility. data conversion is initiated when the ce input is brought low. the converted data (plus overrange and polarity bits) are held in an 18-bit shift register until read by the processor or until the next conversion is completed. data may be clocked out of the tc520a at any time, and at any rate, the user prefers. a data valid (dv ) out- put is driven active at the start of each conversion cycle, indicating the 18-bit shift register update has just been completed. this signal may be polled by the pro- cessor or can be used as data ready interrupt. the tc520a timebase can be derived from an external fre- quency source of up to 6mhz or can operate from its own external crystal. it requires a single 5v logic supply and dissipates less than 7.5m ? . part number package temperature range tc520acoe 16-pin soic (wide) 0 ? c to +70 ? c tc520acpd 14-pin pdip 0 ? c to +70 ? c b cmptr dgnd v dd a d in osc out dclk osc in d out 114 213 312 411 510 69 78 tc520a ce dv load read 14-pin pdip 16-pin soic 8 1 2 3 4 5 6 7 tc520a d in b 14 13 12 11 10 9 15 16 load dv ce dclk a d out read n/c cmptr dgnd v dd osc out osc in n/c serial interface adapter fo r tc500 a/d converter family
tc520a ds21431c-page 2 ? 2001-2012 microchip technology inc. functional block diagram logic control gate 8-bit counter 256 8-bit shift reg. 4 gate pinout of 14-pin package 7 sysclk 8 6 a b cmptr ce dv 5 4 3 14 13 gate timeout force auto zero polarity bit clear count 1 2 v dd gnd 16-bit counter 18-bit shift register gate overrange bit 11 12 9 10 8 d clk d out d in load read 16 osc in osc out
? 2001-2012 microchip technology inc. ds21431c-page 3 tc520a 1.0 electrical characteristics absolute maximum ratings* dc supply voltage (v dd ) .................................... +6.0v input voltage (all inputs v in ):.... - 0.3v to (v dd + 0.3v) operating temperature range (t a ) .......... 0c to 70c storage temperature range.............. -65c to +150c *stresses above those listed under "absolute maximum rat- ings" may cause permanent damage to the device. these are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specif ications is not implied. expo- sure to absolute maximum rating conditions for extended periods may affect device reliability. tc520a electrical specifications electrical characteristics: v dd = 5v, f osc = 1mhz, t a = +25c, unless otherwise specified. symbol parameters min typ max unit test conditions supply v dd operating voltage range 4.5 5 5.5 v i dd supply current ? 0.8 1.5 ma input characteristics v il low input voltage ? ? 0.8 v v ih high input voltage 2.0 ? ? v i il input leakage current ? ? 10 ? a i pd pull-down current (ce )?5? ? a i pu pull-up current (read , load ) ? 5 ? ? a output characteristics (i out = 250 ? a, v dd = 5v) v ol low output voltage ? 0.2 0.3 v v oh high output voltage 3.5 4.3 ? v t r , t f c l = 10pf, rise/fall times ? ? 250 nsec oscillator (osc in , osc out ) f xtl crystal frequency ? 1.0 4.0 mhz f osc external frequency (osc in )?? 6.0mhz timing characteristics t rd read delay time 250 ? ? nsec t rs data read setup time 1 ? ? ? sec t drs d clk to d out delay 450 ? ? nsec t ls load setup time 1 ? ? ? sec t dls data load setup time 50 ? ? nsec t pwl d clk pulse width low time 150 ? ? nsec t pwh d clk pulse width high time 150 ? ? nsec t ldl load default low time 250 ? ? nsec t lds load default setup time 250 ? ? nsec parameter t iz integrator zero time ? 0.5 ? msec t azi auto zero (reset) time at power-up ? 100 ? msec
tc520a ds21431c-page 4 ? 2001-2012 microchip technology inc. 2.0 pin descriptions the descriptions of the pins are listed in table 2-1 table 2-1: pin function table pin number 14-pin pdip pin number 16-pin soic symbol description 11v dd input. +5v 10% power supply input with respect to dgnd. 2 2 dgnd input. digital ground. 3 3 cmptr input, active high or low (depending on polarity of the voltage input to a/d converter). this pin connects directly to the zero crossing comparator output (cmptr) of the tc5xx a/d converter. a high-to-low stat e change on this pin causes the tc520a to terminate the de-integrate phase of conversion. 4 4 b output, active high. the a and b outputs of the tc520a connect directly to the a and b inputs of the tc5xx a/d converter connected to the tc520a. the binary code on a, b determines the conversion phase of the tc5xx a/d converter: (a, b) = 01 places the tc5xx a/d converter into the auto zero phase; (a, b) =10 for integrate phase (int); (a, b) =11 for de-integrate phase (dini) and (a, b) = 00 for integrator zero phase (iz). please see the tc500/tc500a/tc510/tc514 family data sheets for a complete description of these phases of operation. 5 5 a output, active high. see pin 4 description above. 66osc out input. this pin connects to one side of an at-cut crystal having a effective series resis- tance of 100 ? (typ.) and a parallel capacitance of 20pf (typ.). if an external frequency source is used to clock the tc520a, this pin must be left floating. 77osc in input. this pin connects to the other side of the crystal described in pin 6 above. the tc520a may also be clocked from an external frequency source connec ted to this pin. the external frequency source must be a pulse train having a duty cycle of 30% (mini- mum); rise and fall times of 15nsec and a min/max amplitude of 0 to v ih . if an external frequency source is used, pin 6 must be left floating. a maximum operating frequency of 4mhz (crystal) or 6mhz (external clock source) is permitted. 8 n/c no connection on 16 pin package version. 9 n/c no connection on 16 pin package version. 810read input, active low, level and negative edge triggered. a high-to-low transition on read loads serial port output shift register with the most recent converted data. data is loaded such that the first bit transmitted from the tc520a to the processor is the overrange bit (ovr), followed by the polarity bit (pol) (high = input positive; low = input negative). this is followed by a 16-bit data word (msb first). ovr is avail- able at the d out as soon as read is brought low. this bit may be used as the 17th data bit, if so desired. the d out pin of the serial port is enabled only when read is held low. otherwise, d out remains in a high impedance state. a serial port read access cycle is terminated at any time by bringing read high. 911d out output, logic level. serial port output pin. this pin is enabled only when read is low (see read pin description). 10 12 d clk input, positive and negative edge triggered. serial port clock. with read low, serial data is clocked into the tc520a at each low-to-high transition of d clk , and clocked out of the tc520a on each high-to-low transition of d clk . a maximum serial port d clk frequency of 3mhz is permitted. 11 13 d in input, logic level. serial port input pin. the tc5xx a/d converter integration time (t int ) and auto zero time (taz) values are determined by the load value byte clocked into this pin. this initialization must take place at power up and can be rewritten (or modified and rewritten) at any time. the load value is clocked into d in msb first.
? 2001-2012 microchip technology inc. ds21431c-page 5 tc520a 12 14 load input, active low; level and edge triggered. the load value is clocked into the 8-bit shift register on board the tc520a while load is held low. the load value is then transferred into the tc520a internal tim ebase counter (and becomes effective) when load is returned high. if so desired, load can be momentarily pulsed low, eliminating the need to clock a load value into d in . in this case, the current state of d in is clocked into the tc520a timebase counter selecting either a count of 65536 (d in = high), or count of 32768, (d in = low). 13 15 dv output, active low. dv is brought low any time the tc 520a is in the az phase of con- version. this occurs when, either the tc520a initiates a normal az phase by setting a, b, equal to 01, or when ce is pulled high, which overrides the normal a, b sequencing and forces an az state. dv is returned high when the tc520a exits az. 14 16 ce input, active low, level triggered. conversi on will be continuously performed as long as ce remains low. pulling ce high causes the conversi on process to be halted and forces the tc520a into the az mode for as long as ce remains high. ce should be taken high whenever it is necessary to mo mentarily suspend conversion (for example: to change the address lines of an input multiplexer). ce should be pulled high only when the tc520a enters an az phase (i.e. when dv is low). this is necessary to avoid excessively long integrator discharge time s, which could result in erroneous conver- sion. this pin should be grounded if unused. it should be left floating if a 0.01 ? f reset capacitor is connected to it (see section 4.0, typical applications). table 2-1: pin function table (continued) pin number 14-pin pdip pin number 16-pin soic symbol description
tc520a ds21431c-page 6 ? 2001-2012 microchip technology inc. 3.0 detailed description 3.1 tc520a timing the tc520a consists of a serial port and state machine. the state machine provides control timing to the tc5xx a/d converter connected to the tc520a as well as providing sequential timing for tc520a internal operation. all timing is derived from the frequency source at osc in and osc out . this frequency source can be either an externally provided clock signal or external crystal. if an external clock is used, it must be connected to the osc in pin and osc out must remain floating. if a crystal is used, it must be connected between the osc in and osc out and be physically located as close to the osc in and osc out pins as possible. the incoming frequency is internally divided by 4 and the resulting clock (sysclk) controls all timing functions. 3.2 tc5xx a/d converter control signals the tc520a control outputs (a, b) and control input (cmptr) connect directly to the corresponding pins of the tc5xx a/d converter. a conversion is consum- mated when a, b have been sequenced through the required 4 phases of conversion: auto zero (az), inte- grate (int), de-integrate (d int ) and integrator zero (iz) (see figure 4-1). the auto zero phase compensates for offset errors in the tc5xx a/d converter. the integrate phase connects the voltage to be converted to the tc5xx a/d converter input, resulting in an inte- grator output dv/dt directly proportional to the magni- tude of the applied input voltage. actual a/d conversion (counting) is initiated at the start of the dint phase and terminates when the integrator output crosses 0v. the integrator output is then forced to 0v during the iz phase and the converter is ready for another cycle. please see the tc500/tc500a/tc510/tc514 data sheet for a complete description of these phases. the number of sysclk periods (counts) for the az and int phases is determined by the load value. the load value is a single byte that must be loaded into the most significant byte of 16-bit counter on board the tc520a during initialization. the lower byte of this counter is pre-loaded to a value of 0ffh (256 10 ) and cannot be changed. the load value (upper 8 bits of the counter) can be programmed over a range of 0ffh to 00h (corre- sponding to a range of az = int = 256 counts to 65536 counts). (see figure 3-2). the load value sets the number of counts for both the az and int phases and directly affects resolution and speed of conversion. the greater the number of counts allowed for az and int, the greater the a/d resolution (but the slower the con- version speed). the time period required for the dint phase is a func- tion of the amount of voltage stored on the integrator during the int phase and the value of v ref . the dint phase is initiated by the tc520a immediately after the int phase and terminated when the tc5xx a/d con- verter changes the state of the cmptr input of the tc520a, indicating a zero crossing. in general, the maximum number of counts chosen for dint is twice that of int (with v ref chosen at v inin(max) /2). choos- ing these values guarantees a full count (maximum res- olution) during d int when v in = v in(max) . the iz phase is initiated immediately following the d int phase and is maintained until the cmptr input transi- tions high. this indicates the integrator is initialized and ready for another conversion cycle. this phase typically takes 2msec. 3.3 serial port control signals communication to and from the tc520a is accom- plished over a 3 wire serial port. data is clocked into d in on the rising edge of d clk and clocked out of d out on the falling edge of d clk . read must be low to read from the serial port and can be taken high at any time, which terminates the read cycle and releases d out to a high impedance state. conversion data is shifted to the processor from d out in the following order: overrange (which can also be used as the 17th data bit), polarity, conversion data (msb first).
? 2001-2012 microchip technology inc. ds21431c-page 7 tc520a 4.0 typical applications 4.1 tc500 series a/d converter component selection the tc500/tc500a/tc510/tc514 data sheet details the equations necessary to calculate values for integra- tion resistor (r int ) and capacitor (c int ), auto zero (c az ) and reference capacitors (c ref ) and voltage ref- erence (v ref ). all equations apply when using the tc520a, except integration time (t int ) and auto zero time (t az ), which are functions of the sysclk period (timebase frequency and load value). microchip offers a ready-to-use tc5xx a/d converter design tool. the tc500 design spreadsheet is an excel-based spreadsheet that calculates values for all components as well as the tc520a load value. it also calculates overall converter performance such as noise rejection, converter speed, etc. 4.2 tc520a initialization initialization of the tc520a consists of: 1. power-on reset of the tc500/tc520a (forc- ing the tc520a into an az phase). 2. initializing the tc520a load value. 4.3 power-on reset the tc520a powers up with a,b = 00 (iz phase), awaiting a high logic state on cmptr, which must be initiated by forcing the tc520a into the az phase. this can be accomplished in one of two ways: 1. external hardware (processor or logic) can momentarily pull load or ce low for a minimum of 100msec (t azi ) or; 2. a .01 ? f reset capacitor can be connected from ce to v cc to generate a power-on pulse on ce . 4.4 load value initialization the load value is the preset value (high byte of the sysclk timing counter) which determines the number of counts allocated to the az and int phases of conversion. this value can be calculated using either the tc520a spreadsheet within the tc500 design spreadsheet software or can be setup as shown in the following sections. 4.4.1 select v ref , t deint choose the tc5xx a/d converter reference voltage (v ref ) to be half of the maximum a/d converter input voltage. for example, if v in( max ) = 2.5v, choose v ref = 1.25v. this forces the maximum de-integration time (t deint ) to be equal to twice the maximum integration time (t int ), ensuring a full count (maximum resolution) during dint. 4.4.2 calculate t int the tc520a counter length is 16-bits (65536), allowing the full 65536 counts for t deint results in a maximum t int = 65536/2 or 32768. 4.4.3 select sysclk frequency sysclk frequency directly affects conversion time. the faster the sysclk, the faster the conversion time. the upper limit sysclk frequency is determined by the worst case delay of the tc500 comparator (which for the tc500 and tc500a is 3.2 ? sec). while a faster value for sysclk can be used, operation is optimized (error minimized) by choosing a sysclk period (1/ sysclk frequency) that is greater than 3.2 ? sec. choosing t sysclk = 4 ? sec makes the sysclk fre- quency equal to 250khz. this makes the external crystal (or frequency source) equal to 1.0mhz, since sysclk = crystal frequency/4). calculating integration time (in msec) using t sysclk = 4 ? sec, t int = 4 ? sec x 32768 = 131msec. 4.4.4 calculate load value plug the t int and t sysclk values into the equation and convert the resulting value to hexadecimal: equation 4-1: in this example, load value = 128 (10) = 10h. there- fore, a load value of 10h is loaded into the tc520a. if the desired t int was 100msec instead of 131msec, the load value would be 9eh, and so on. the tc520a load value must be initialized on power-up, and can be re-initialized as often as desired thereafter. this is accomplished by bringing the load input low while transmitting the appropriate load value to the tc520a as shown in figure 4-1 and figure 4-2. 4.4.5 polled vs. interrupt operation the tc520a can be accessed at any time by the host processor. this makes operation in a polled environ- ment especially easy since the most recently converted data is available to the processor as needed. the tc520a can also be used in an interrupt environment by connecting dv to the irq line of the processor. since az is the first phase of a new conversion cycle, the most recently converted data will be available as soon as dv goes low. if so desired, the interrupt service routine can also modify the load value during the dv = low interval. [(65536 - (t int /t sysclk )] 256 load value =
tc520a ds21431c-page 8 ? 2001-2012 microchip technology inc. figure 4-1: tc520 initialization & startup conversion timing relationships figure 4-2: load value modify cycle 4.4.6 opto-isolated applications the 3 wire serial port of the tc520a can be opto- isolated for applications requiring isolated data acquisi- tion. the additional control lines (load , dv , read ) are normally not needed in such applications, but can also be brought across the isolation barrier with the addition of a second isolator. load load value updated and conversion started tc520a conversion state ce is pulled high only during az (dv = low) new load value can be loaded (if so desired) tc520a held in az phase as lon g as ce = high ce az int iz dint az int int dint iz az az d in , d clk dv load value shifted into d in load value load load value updated and conversion started tc520a conversion state ce az int iz dint az int int dint iz az d in , d clk dv load value shift into d in
? 2001-2012 microchip technology inc. ds21431c-page 9 tc520a figure 4-3: typical system application figure 4-4: tc520a timing diagram int caz buf in+ in? ref+ ref? com 1 4 3 osc out v+ load read d clk d in d out c int c az r int 1 f analog ground .01 .01 11 10 9 8 5 100k 16 osc in cmptr b a dv ce gnd 14 13 12 6 7 15 2 dgnd 2 14 13 5 4 crystal 6 7 3 c ref 12 8 10 11 9 tc520a tc500 +5v si v in - v in + so sk rd ld 10k dv ce 1 -5v mcp1525 v+ cmptr b a cr? cr+ gnd v read d out t rd d clk t rs load d in t ls d clk t dls read timing load timing read format read d out d clk load d in msb d clk read lsb load format ovr pol msb lsb t pwl t pwh load d in t ldl load default timing t lds t drs
tc520a ds21431c-page 10 ? 2001-2012 microchip technology inc. 5.0 packaging information 5.1 package marking information package marking information not available at this time. 5.2 taping forms component taping orientation for 16-pin soic (wide) devices w pin 1 user direction of feed standard reel component orientation for tr suffix device p package carrier width (w) pitch (p) part per full reel reel size 16-pin soic (w) 16 mm 12 mm 1000 13 in carrier tape, number of components per reel and reel size
? 2001-2012 microchip technology inc. ds21431c-page 11 tc520a 5.3 package dimensions .260 (6.60) .240 (6.10) .770 (19.56) .745 (18.92) .310 (7.87) .290 (7.37) .040 (1.02) .020 (0.51) .070 (1.78) .045 (1.14) .022 (0.56) .015 (0.38) .110 (2.79) .090 (2.29) .200 (5.08) .140 (3.56) .150 (3.81) .115 (2.92) pin 1 14-pin pdip (narrow) .015 (0.38) .008 (0.20) 3 ? min. .400 (10.16) .310 (7.87) dimensions: inches ( mm ) note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging 8 max. pin 1 .299 (7.59) .291 (7.40) .413 (10.49) .398 (10.10) .019 (0.48) .014 (0.36) .012 (0.30) .004 (0.10) .104 (2.64) .097 (2.46) .013 (0.33) .009 (0.23) .050 (1.27) .016 (0.40) .419 (10.65) .398 (10.10) .050 (1.27) typ. 16-pin soic (wide) dimensions: inches (mm) note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging
tc520a ds21431c-page 12 ? 2001-2012 microchip technology inc. 6.0 revision history revision c (december 2012) added a note to each package outline drawing.
? 2001-2012 microchip technology inc. ds21431c-page 13 tc520a sales and support data sheets products supported by a preliminary data sheet may have an e rrata sheet describing minor operational differences and recom- mended workarounds. to determine if an erra ta sheet exists for a particular device, please contact one of the following: 1. your local microchip sales office 2. the microchip worldwide site (www.microchip.com) please specify which device, revision of silicon and data sheet (include literature #) you are using. new customer notification system register on our web site (www.microchip.com/cn) to receive the most current information on our products.
tc520a ds21431c-page 14 ? 2001-2012 microchip technology inc. notes:
? 2001-2012 microchip technology inc. ds21431c-page 15 information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. it is your responsibility to ensure that your application meets with your specifications. microchip makes no representations or warranties of any kind whether express or implied, written or oral, statutory or otherwise, related to the information, including but not limited to its condition, quality, performance, merchantability or fitness for purpose . microchip disclaims all liability arising from this information and its use. use of microchip devices in life support and/or safety applications is entirely at the buyer?s risk, and the buyer agrees to defend, indemnify and hold harmless microchip from any and all damages, claims, suits, or expenses resulting from such use. no licenses are conveyed, implicitly or otherwise, under any microchip intellectual property rights. trademarks the microchip name and logo, the microchip logo, dspic, flashflex, k ee l oq , k ee l oq logo, mplab, pic, picmicro, picstart, pic 32 logo, rfpic, sst, sst logo, superflash and uni/o are registered trademarks of microchip technology incorporated in the u.s.a. and other countries. filterlab, hampshire, hi-tech c, linear active thermistor, mtp, seeval and the embedded control solutions company are registered trademarks of microchip technology incorporated in the u.s.a. silicon storage technology is a registered trademark of microchip technology inc. in other countries. analog-for-the-digital age, app lication maestro, bodycom, chipkit, chipkit logo, codeguard, dspicdem, dspicdem.net, dspicworks, dsspeak, ecan, economonitor, fansense, hi-tide, in-circuit serial programming, icsp, mindi, miwi, mpasm, mpf, mplab certified logo, mplib, mplink, mtouch, omniscient code generation, picc, picc-18, picdem, picdem.net, pickit, pictail, real ice, rflab, select mode, sqi, serial quad i/o, total endurance, tsharc, uniwindriver, wiperlock, zena and z-scale are trademarks of microchip technology incorporated in the u.s.a. and other countries. sqtp is a service mark of microchip technology incorporated in the u.s.a. gestic and ulpp are registered trademarks of microchip technology germany ii gmbh & co. & kg, a subsidiary of microchip technology inc., in other countries. all other trademarks mentioned herein are property of their respective companies. ? 2001-2012, microchip technology incorporated, printed in the u.s.a., all rights reserved. printed on recycled paper. isbn: 9781620768211 note the following details of the code protection feature on microchip devices: ? microchip products meet the specification cont ained in their particular microchip data sheet. ? microchip believes that its family of products is one of the most secure families of its kind on the market today, when used i n the intended manner and under normal conditions. ? there are dishonest and possibly illegal methods used to breach the code protection feature. all of these methods, to our knowledge, require using the microchip produc ts in a manner outside the operating specif ications contained in microchip?s data sheets. most likely, the person doing so is engaged in theft of intellectual property. ? microchip is willing to work with the customer who is concerned about the integrity of their code. ? neither microchip nor any other semiconduc tor manufacturer can guarantee the security of their code. code protection does not mean that we are guaranteeing the product as ?unbreakable.? code protection is constantly evolving. we at microchip are co mmitted to continuously improvin g the code protection features of our products. attempts to break microchip?s code protection feature may be a violation of the digital millennium copyright act. if such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that act. microchip received iso/ts-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in chandler and tempe, arizona; gresham, oregon and design centers in california and india. the company?s quality system processes and procedures are for its pic ? mcus and dspic ? dscs, k ee l oq ? code hopping devices, serial eeproms, microperipherals, nonvolatile memory and analog products. in addition, microchip?s quality system for the design and manufacture of development systems is iso 9001:2000 certified. quality management s ystem certified by dnv == iso/ts 16949 ==
ds21431c-page 16 ? 2001-2012 microchip technology inc. americas corporate office 2355 west chandler blvd. chandler, az 85224-6199 tel: 480-792-7200 fax: 480-792-7277 technical support: http://www.microchip.com/ support web address: www.microchip.com atlanta duluth, ga tel: 678-957-9614 fax: 678-957-1455 boston westborough, ma tel: 774-760-0087 fax: 774-760-0088 chicago itasca, il tel: 630-285-0071 fax: 630-285-0075 cleveland independence, oh tel: 216-447-0464 fax: 216-447-0643 dallas addison, tx tel: 972-818-7423 fax: 972-818-2924 detroit farmington hills, mi tel: 248-538-2250 fax: 248-538-2260 indianapolis noblesville, in tel: 317-773-8323 fax: 317-773-5453 los angeles mission viejo, ca tel: 949-462-9523 fax: 949-462-9608 santa clara santa clara, ca tel: 408-961-6444 fax: 408-961-6445 toronto mississauga, ontario, canada tel: 905-673-0699 fax: 905-673-6509 asia/pacific asia pacific office suites 3707-14, 37th floor tower 6, the gateway harbour city, kowloon hong kong tel: 852-2401-1200 fax: 852-2401-3431 australia - sydney tel: 61-2-9868-6733 fax: 61-2-9868-6755 china - beijing tel: 86-10-8569-7000 fax: 86-10-8528-2104 china - chengdu tel: 86-28-8665-5511 fax: 86-28-8665-7889 china - chongqing tel: 86-23-8980-9588 fax: 86-23-8980-9500 china - hangzhou tel: 86-571-2819-3187 fax: 86-571-2819-3189 china - hong kong sar tel: 852-2943-5100 fax: 852-2401-3431 china - nanjing tel: 86-25-8473-2460 fax: 86-25-8473-2470 china - qingdao tel: 86-532-8502-7355 fax: 86-532-8502-7205 china - shanghai tel: 86-21-5407-5533 fax: 86-21-5407-5066 china - shenyang tel: 86-24-2334-2829 fax: 86-24-2334-2393 china - shenzhen tel: 86-755-8864-2200 fax: 86-755-8203-1760 china - wuhan tel: 86-27-5980-5300 fax: 86-27-5980-5118 china - xian tel: 86-29-8833-7252 fax: 86-29-8833-7256 china - xiamen tel: 86-592-2388138 fax: 86-592-2388130 china - zhuhai tel: 86-756-3210040 fax: 86-756-3210049 asia/pacific india - bangalore tel: 91-80-3090-4444 fax: 91-80-3090-4123 india - new delhi tel: 91-11-4160-8631 fax: 91-11-4160-8632 india - pune tel: 91-20-2566-1512 fax: 91-20-2566-1513 japan - osaka tel: 81-6-6152-7160 fax: 81-6-6152-9310 japan - tokyo tel: 81-3-6880- 3770 fax: 81-3-6880-3771 korea - daegu tel: 82-53-744-4301 fax: 82-53-744-4302 korea - seoul tel: 82-2-554-7200 fax: 82-2-558-5932 or 82-2-558-5934 malaysia - kuala lumpur tel: 60-3-6201-9857 fax: 60-3-6201-9859 malaysia - penang tel: 60-4-227-8870 fax: 60-4-227-4068 philippines - manila tel: 63-2-634-9065 fax: 63-2-634-9069 singapore tel: 65-6334-8870 fax: 65-6334-8850 taiwan - hsin chu tel: 886-3-5778-366 fax: 886-3-5770-955 taiwan - kaohsiung tel: 886-7-213-7828 fax: 886-7-330-9305 taiwan - taipei tel: 886-2-2508-8600 fax: 886-2-2508-0102 thailand - bangkok tel: 66-2-694-1351 fax: 66-2-694-1350 europe austria - wels tel: 43-7242-2244-39 fax: 43-7242-2244-393 denmark - copenhagen tel: 45-4450-2828 fax: 45-4485-2829 france - paris tel: 33-1-69-53-63-20 fax: 33-1-69-30-90-79 germany - munich tel: 49-89-627-144-0 fax: 49-89-627-144-44 italy - milan tel: 39-0331-742611 fax: 39-0331-466781 netherlands - drunen tel: 31-416-690399 fax: 31-416-690340 spain - madrid tel: 34-91-708-08-90 fax: 34-91-708-08-91 uk - wokingham tel: 44-118-921-5869 fax: 44-118-921-5820 worldwide sales and service 11/29/12

▲Up To Search▲

Price & Availability of TC520A13

	To Download TC520A13 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .