![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
geometry process details principal device types mpsa55 mpsa56 gross die per 5 inch wafer 35,100 process CP704V small signal transistors pnp - high current transistor chip process epitaxial planar die size 22 x 22 mils die thickness 7.1 mils base bonding pad area 3.7 x 3.7 mils emitter bonding pad area 4.2 x 4.2 mils top side metalization al - 30,000? back side metalization au - 18,000? www.centralsemi.com r1 (22-march 2010)
process CP704V typical electrical characteristics www.centralsemi.com r1 (22-march 2010) |
Price & Availability of CP704V
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |