your ? electronic ? engineering ? resource ? ? xrt86vl30 single t1 e1 j1 framer liu combo e1 register description general description: the xrt86vl30 is a single channel 1.544 mbit/s or 2.048 mbit/s ds1/e1/j1 framer and liu int egrated solution featuring r 3 technology (relayless, reconfigurable, redundancy). the physical interface is optimized with internal impedance, and with the patented pad structure, the xrt86v l30 provides protection from power failures and hot swapping. the xrt86vl30 contains an integr ated ds1/e1/j1 framer and liu which provides ds1/e1/j1 framing and error accumulation in accordance with ansi/ itu_t specifications. the framer has its own framing synchronizer and transmit-receive slip buffers. the slip buffers can be independently enabled or disabled as required and can be configured to frame to the common ds1/e1/j1 signal formats. the framer block contains its own transmit and rece ive t1/e1/j1 framing function. there are 3 transmit hdlc controllers which encapsulate contents of the transmit hdlc buffers into lapd message frames. there are 3 receive hdlc controlle rs which extract the payload content of receive lapd message frames from the incoming t1/e1/j1 data stream and write the contents into the receive hdlc buffers. the framer also contains a transmit and overhead data input por t, which permits data link terminal equipment direct access to the outbound t1/e1/j1 frames. likewise, a re ceive overhead output data port permits data link terminal equipment direct access to the data link bits of the inbound t1/e1/j1 frames.the xrt86vl30 fully meets all of the latest t1/e 1/j1 specifications: ansi t1/e1.107- 1988, ansi t1/ e1.403-1995, ansi t1/e1.231-1993, ansi t1/ e1.408-1990, at&t tr 6 2411 (12-90) tr54016, and itu g-703 (including section 13 - synchronization), g.704, g706 and g.733, at&t pub. 43801, and ets 300 011, 300 233, jt g.703, jt g.704, jt g706, i.431. extensive test an d diagnostic functions include loop-backs, boundary scan, pseudo random bit sequence (prbs) test pattern generation, performance monitor, bit error rate (ber) meter, forced error insertion, and lapd unc hannelized data payload processing according to itu-t standard q.921. legal disclaimer: the content of the pages of this website is for your general information and use only . it is subject to change without notice. from time to time, this website may also include links to other websites. these links are provided for your convenience to provide further information. they do not signify that we endorse the website(s). we have no responsibility for the content of the linked we bsite(s). your use of any information or materials on this website is entirely a t your own risk, for which we shall not be liable. it shall be your own responsibility to ensure that any products, services or information availa ble through this website meet your specif ic requirements.
your ? electronic ? engineering ? resource ? ? key features: ? supports section 13 - synchronization interface in itu g.703 ? supports ssm synchronization messaging per itu g.704 ? independent, full duplex ds1 tx and rx framer/lius ? two 512-bit (two-frame) elastic store, pcm frame slip buffers (fifo) on tx and rx provide up to 8.192 mhz ? asynchronous back plane connections with jitter and wander attenuation ? supports input pcm and signaling data at 1.544, 2.048, 4.096 and 8.192 mbits. also supports 2-channel ? multiplexed 12.352/16.384 (hmvip/h.100) mbit/s on the back plane bus ? programmable output clocks for fractional t1/e1/j1 ? supports channel associated signaling (cas) ? supports common channel signalling (ccs) ? supports isdn primary rate interface (isdn pri) signaling ? extracts and inserts robbed bit signaling (rbs) ? 3 integrated hdlc controllers for transmit and re ceive, each controller having two 96-byte buffers (buffer 0 /buffer 1) ? hdlc controllers support ss7 ? timeslot assignable hdlc ? v5.1 or v5.2 interface ? automatic performance report generation (pmon st atus) can be inserted into the transmit lapd interface ? every 1 second or for a single transmission ? alarm indication signal with customer installation signature (ais-ci) ? remote alarm indication with customer installation (rai-ci) ? gapped clock interface mode for transmit and receive. ? intel/motorola and power pc interfaces for configuration, control and status monitoring ? parallel search algorithm for fast frame synchronization ? wide choice of t1 framing structures: sf/d4, esf, slc ? 96, t1dm and n-frame (non-signaling) ? direct access to d and e channels for fast transmission of data link information ? prbs, qrss, and network loop code generation and detection ? programmable interrupt output pin ? supports programmed i/o and dma modes of read-write access ? the framer block encodes and decode s the t1/e1/j1 frame serial data legal disclaimer: the content of the pages of this website is for your general information and use only . it is subject to change without notice. from time to time, this website may also include links to other websites. these links are provided for your convenience to provide further information. they do not signify that we endorse the website(s). we have no responsibility for the content of the linked we bsite(s). your use of any information or materials on this website is entirely a t your own risk, for which we shall not be liable. it shall be your own responsibility to ensure that any products, services or information availa ble through this website meet your specif ic requirements.
your ? electronic ? engineering ? resource ? ? ? detects and forces red (sai), yellow (rai) and blue (ais) alarms ? detects oof, lof, los errors and cofa conditions ? loopbacks: local (llb) and line remote (lb) ? facilitates inverse multiplexing for atm ? performance monitor with one second polling ? boundary scan (ieee 1149 .1) jtag test port ? accepts external 8khz sync reference ? 1.8v inner core ? 3.3v cmos operation with 5v tolerant inputs ? 128-pin lqfp with -40c to +85c operation applications: ? high-density t1/e1/j1 interfaces for multip lexers, switches, lan routers and digital modems ? sonet/sdh terminal or add/drop multiplexers (adms) ? t1/e1/j1 add/drop multiplexers (mux) ? channel service units (csus): t1/e1/j1 and fractional t1/e1/j1 ? digital access cross-connect system (dacs) ? digital cross-connect systems (dcs) ? frame relay switches and access devices (frads) ? isdn primary rate interfaces (pra) ? pbxs and pcm channel bank ? t3 channelized access concentrators and m13 mux ? wireless base stations ? atm equipment with integrated ds1 interfaces ? multichannel ds1 test equipment ? t1/e1/j1 performance monitoring ? voice over packet gateways ? routers related products information: mfr part # farnell # newark # description xrt86vl30iv-f 1798675 24r1976 single t1/e1/j1 framer/liu combo e1 register description - 128-pin lqfp package legal disclaimer: the content of the pages of this website is for your general information and use only . it is subject to change without notice. from time to time, this website may also include links to other websites. these links are provided for your convenience to provide further information. they do not signify that we endorse the website(s). we have no responsibility for the content of the linked we bsite(s). your use of any information or materials on this website is entirely a t your own risk, for which we shall not be liable. it shall be your own responsibility to ensure that any products, services or information availa ble through this website meet your specif ic requirements.
|
