View CXP85856AS_7106350.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

description the cxp85840a/85848a/85856a are the cmos 8-bit microcomputer integrating on a single chip an a/d converter, serial interface, timer/counter, time-base timer, closed caption decoder, data slicer, on-screen display function, i 2 c bus interface, pwm output, remote control reception circuit, hsync counter and watchdog timer, besides the basic configurations of 8-bit cpu, rom, ram, i/o ports. the cxp85840a/85848a/85856a also provide a power-on reset function and sleep function that enables to lower the power consumption. features a wide instruction set (213 instructions) which covers various types of data ?16-bit operation/multiplication and division/boolean bit operation instructions minimum instruction cycle 333ns at 12mhz operation incorporated rom 40k bytes (cxp85840a) 48k bytes (cxp85848a) 56k bytes (cxp85856a) incorporated ram 2176 bytes (excludes closed caption decoder and vram for on-screen display) peripheral functions ?a/d converter 8-bit 6-channel successive approximation method (conversion time of 26.7s at 12mhz) ?serial interface 8-bit clock sync type, 1 channel ?timer 8-bit timer 8-bit timer/counter 19-bit time-base timer ?closed caption decoder data slicer corresponds to fcc (eds supported), 8 13 dots, 192 character types 15 character colors, 4 lines 34 characters frame background 15 colors/ half blanking italic, underline, vertical scrolling ?on-screen display (osd) function 12 16 dots, 192 character types, 15 character colors 2 lines 24 characters frame background 8 colors/ half blanking background on full screen 15 colors/ half blanking edging and vertical scrolling for every line jitter elimination circuit sprite osd, 12 16 dots, 1 screen, 8 colors for every dot ?i 2 c bus interface ?pwm output 8 bits, 8 channels ?remote control reception circuit 8-bit pulse measurement counter, 6-stage fifo ?hsync counter 2 channels ?watchdog timer interruption 15 factors, 15 vectors, multi-interruption possible standby mode sleep package 64-pin plastic sdip/qfp piggyback/evaluator cxp85890a 64-pin ceramic psdip (supports custom font) perchase of sony's i 2 c components conveys a licence under the philips i 2 c patent rights to use these components in an i 2 c system, provided that the system conforms to the i 2 c standard specifications as defined by philips. ?1 cxp85840a/85848a/85856a e97739b15-ps cmos 8-bit single chip microcomputer sony reserves the right to change products and specifications without prior notice. this information does not convey any licens e by any implication or otherwise under any patents or other right. application circuits shown, if any, are typical examples illustr ating the operation of the devices. sony cannot assume responsibility for any problems arising out of the use of these circuits. 64 pin sdip (plastic) 64 pin qfp (plastic) structure silicon gate cmos ic
?2 cxp85840a/85848a/85856a vin xlc exlc r g b i ys ym hsync vsync si so sck ec to rmc hsc0 hsc1 an0 to an5 cvss cv dd cap lfc2 data slicer cc decoder on screen display serial interface unit 8bit timer/counter 0 remocon hsync counter 0 hsync counter 1 a/d converter fifo 3 2 int2 int1 int0 scl1 scl0 sda1 sda0 i 2 c bus interface unit 8bit pwm watchdog timer prescaler/ time base timer spc700 cpu core rom 40k/48k/56k bytes clock generator/ system control ram 2176 bytes vss v dd mp rst xtal extal pwm0 to pwm7 port a pa0 to pa7 8 pb0 to pb6 7 pc0 to pc7 8 pd0 to pd7 8 pe0 to pe2 3 pf0 to pf7 8 interrupt controller port b port c port d port e port f 8bit timer 1 2 lfc1 8 6 block diagram
3 cxp85840a/85848a/85856a 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 1 40 39 38 37 36 35 34 33 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 63 64 61 62 pc3 pc2 pc1 pc0 ec/pd7 rmc/pd6 hs1/pd5 hs0/pd4 si/ pd3 so/pd2 sck/pd1 int2/pd0 hsync/pa7 vsync/pa6 rst vss xtal extal pa5/an5 pa4/an4 pa3/an3 pa2/an2 pa1/an1 pa0/an0 cvss lfc2 lfc1 vin cv dd cap int1/pb6 pb5 pc4 pc5 pc6 pc7 pf0/pwm0 pf1/pwm1 pf2/pwm2 pf3/pwm3 pf4/scl0/pwm4 pf5/scl1/pwm5 pf6/sda0/pwm6 pf7/sda1/pwm7 pe0/to pe1 pe2/int0 mp vss v dd nc exlc xlc ym ys i b g r pb0 pb1 pb2 pb3 pb4 note) 1. nc (pin 46) is always connected to v dd . 2. vss (pins 16 and 48) are both connected to gnd. 3. mp (pin 49) is always connected to gnd. pin assignment (top view) 64-pin sdip
4 cxp85840a/85848a/85856a note) 1. nc (pin 40) is always connected to v dd . 2. vss (pins 10 and 42) are both connected to gnd. 3. mp (pin 43) is always connected to gnd. hs1/pd5 hs0/pd4 si/pd3 so/pd2 sck/pd1 int2/pd0 hsync/pa7 vsync/pa6 rst vss xtal extal pa5/an5 pa4/an4 pa3/an3 pa2/an2 pa1/an1 pa0/an0 cvss 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 1 pf3/pwm3 pf4/scl0/pwm4 pf5/scl1/pwm5 pf6/sda0/pwm6 pf7/sda1/pwm7 pe0/to pe1 pe2/int0 mp vss v dd nc exlc xlc ym ys i b g 40 39 38 37 36 35 34 33 41 42 43 44 45 46 47 48 49 50 51 pd6/rmc pd7/ec pc0 pc1 pc2 pc3 pc4 pc5 pc6 pc7 pf0/pwm0 pf1/pwm1 pf2/pwm2 52 53 54 55 56 57 58 59 60 63 64 61 62 lfc2 lfc1 vin cv dd cap int1/pb6 pb5 pb4 pb3 pb2 pb1 pb0 r 20 21 22 23 24 25 26 27 28 29 30 31 32 pin assignment (top view) 64-pin qfp
5 cxp85840a/85848a/85856a (port a) 8-bit i/o port. i/o can be set in a unit of single bits. (8 pins) (port b) 7-bit i/o port. i/o can be set in a unit of single bits. (7 pins) (port c) 8-bit i/o port. i/o can be set in a unit of single bits. (8 pins) (port d) 8-bit i/o port. i/o can be set in a unit of single bits. can drive 12ma synk current. (8 pins) (port e) 3-bit i/o port. i/o can be set in a unit of single bits. (3 pins) (port f) 8-bit output port and large current (12ma) n-channel open drain output. lower 4 bits are medium drive voltage (12v); upper 4 bits are 5v drive. (8 pins) 6-bit osd display output. (6 pins) pin description symbol pa0/an0 to pa5/an5 pa6/vsync pa7/hsync pb0 to pb5 pb6/int1 pc0 to pc7 pd0/int2 pd1/sck pd2/so pd3/si pd4/hs0 pd5/hs1 pd6/rmc pd7/ec pe0/to pe1 pe2/int0 pf0/pwm0 to pf3/pwm3 pf4/scl0/pwm4 pf5/scl1/pwm5 pf6/sda0/pwm6 pf7/sda1/pwm7 r, g, b, i, ys, ym i/o/ analog input i/o/input i/o/input i/o i/o/input i/o i/o/input i/o/i/o i/o/output i/o/input i/o/input i/o/input i/o/input i/o/input i/o/output i/o i/o/input output/output output/i/o output/i/o output i/o description analog inputs to a/d converter. (6 pins) osd display vertical sync signal input. osd display horizontal sync signal input. external interruption request input. active at the falling edge. external interruption request input. active at the falling edge. serial clock i/o. serial data output. serial data input. hsync counter (ch0) input. hsync counter (ch1) input. remote control reception circuit input. external event input for timer/counter. rectangular wave output for timer/counter external interruption request input. active at the falling edge. 8-bit pwm output. (8 pins) i 2 c bus interface transfer clock i/o. (2 pins) i 2 c bus interface transfer data i/o. (2 pins)
6 cxp85840a/85848a/85856a symbol exlc xlc vin cap lfc1, lfc2 cv dd cvss extal xtal rst mp nc v dd vss input output input input output i/o input osd display clock oscillation i/o. oscillation frequency is determined by the external l and c. external composite video signal input. input the 2vp-p signal via a capacitor. connects a data slicer capacitor between cap and cvss. connects a low-pass filter capacitor for pll circuit between lfc1 and lfc2. positive power supply for data slicer. gnd for data slicer. connects a crystal for system clock oscillation. when a clock is supplied externally, input it to extal and leave xtal open. system reset; active at low level. i/o pin. outputs a low level when the power is turned on and the internal power-on reset function operates. (mask option) test mode pin. always connect to gnd. no connected. under normal operation, connect to v dd . positive power supply. gnd. connect two vss pins to gnd. i/o description
7 cxp85840a/85848a/85856a data bus rd (port a) a a ip 0 when reset vsync, hsync input polarity 0 when reset schmitt input port a data port a direction port a data port a direction data bus a/d converter rd (port a) port a function selection 0 when reset a a ip input multiplexer 0 when reset input protection circuit ports b, c data data bus rd (ports b, c) a a ip int1 ports b, c direction 0 when reset schmitt input input/output circuit formats for pins port a port a port b port c 2 pins 6 pins 15 pins hi-z hi-z hi-z pin when reset circuit format pa0/an0 to pa5/an5 pb0 to pb5 pb6/int1 pc0 to pc7 pa6/vsync pa7/hsync
8 cxp85840a/85848a/85856a port d data port d direction data bus rd (port d) int2, si, hs0, hs1, rmc, ec ? large current 12ma aa ip schmitt input 0 when reset ? port d data port d direction data bus rd (port d) sck only ? large current 12ma sck, so serial output enable schmitt input aa ip ? 0 when reset port e function selection data bus rd (port e) int0 to port e direction port e data schmitt input only for pe2 aa aa ip 1 when reset 1 when reset for pe0 and 1 1 when reset for pe0 and 1 0 when reset for pe2 port d port d port e 6 pins 2 pins 3 pins hi-z hi-z pe0, pe1: high level pe2: hi-z pd1/sck pd2/so pe0/to pe1 pe2/int0 pd0/int2 pd3/si pd4/hs0 pd5/hs1 pd6/rmc pd7/ec pin when reset circuit format
9 cxp85840a/85848a/85856a port f data port f function selection scl, sda 1 when reset 0 when reset ? i 2 c output enable pwm4 to pwm7 bus sw to other i 2 c pins (scl1 for scl0) ? large current 12ma scl, sda (i 2 c circuit) schmitt input a a ip port f data port f function selection pwm0 to pwm3 ? 12v drive voltage large current 12ma 1 when reset 0 when reset ? port f port f 4 pins 4 pins 6 pins 2 pins pf4/pwm4/scl0 pf5/pwm5/scl1 pf6/pwm6/sda0 pf7/pwm7/sda1 hi-z hi-z hi-z oscillation halted r g b i ys ym pf0/pwm0 to pf3/pwm3 exlc xlc aa r, g, b, i, ys, ym writing data to output polarity register brings output to active. aaaa aaaa output polarity 0 when reset oscillation control aa aa exlc aa aa aa aa ip osc display clock a a ip xlc pin when reset circuit format
10 cxp85840a/85848a/85856a 2 pins 1 pin rst oscillation low level extal xtal aa aa a a ip aa aa extal xtal diagram shows the circuit composition during oscillation. feedback resistor is removed during stop mode. (this device does not enter the stop mode.) aa aa schmitt input pull-up resistor from power-on reset circuit (mask option) mask option op pin when reset circuit format
11 cxp85840a/85848a/85856a ? 1 v in and v out should not exceed v dd + 0.3v. ? 2 the large current output port is port d (pd) and port f (pf). note) usage exceeding absolute maximum ratings may permanently impair the lsi. normal operation should be conducted under the recommended operating conditions. exceeding those conditions may adversely affect the reliability of the lsi. v dd v in v out v outp i oh i oh i ol i olc i ol topr tstg p d 0.3 to +7.0 0.3 to +7.0 ? 1 0.3 to +7.0 ? 1 0.3 to +15.0 5 50 15 20 100 20 to +75 55 to +150 1000 600 v v v v ma ma ma ma ma c c mw mw pf0 to pf3 pins total of all output pins ports excluding large current outputs (value per pin) large current output ports (value per pin ? 2 ) total of all output pins sdip-64p-01 gfp-64p-l01 item symbol ratings unit remarks absolute maximum ratings (vss = 0v reference) supply voltage data slicer supply voltage high level input voltage low level input voltage operating temperature 5.5 5.5 5.5 5.5 v dd v dd v dd + 0.3 0.3v dd 0.2v dd 0.4 +75 v v v v v v v v v v c item symbol min. max. unit remarks 4.5 3.5 2.5 4.5 0.7v dd 0.8v dd v dd 0.4 0 0 0.3 20 cv dd v ih v ihs v ihex v il v ils v ilex topr guaranteed operation range for 1/2 and 1/4 frequency dividing clocks guaranteed operation range for 1/16 frequency dividing clock or sleep mode guaranteed data hold range for stop mode ? 1 ? 5 ? 2 ? 3 extal pin ? 4 ? 2 ? 3 extal pin ? 4 v dd ? 1 this device does not enter the stop mode. ? 2 pa, pb, pc, pe0 to pe1, scl0 to 1, sda0 to 1 pins. ? 3 int2, sck, so, si, hs0, hs1, rmc, ec, int1, hsync, vsync, rst pins. ? 4 specifies only during external clock input. ? 5 cv dd and v dd should be set to the same voltage. recommended operating conditions (vss = 0v reference) supply voltage input voltage output voltage medium drive output voltage high level output current high level total output current low level output current low level total output current operating temperature storage temperature allowable power dissipation
12 cxp85840a/85848a/85856a v dd = 4.5v, i oh = 0.5ma v dd = 4.5v, i oh = 1.2ma v dd = 4.5v, i ol = 1.8ma v dd = 4.5v, i ol = 3.6ma v dd = 4.5v, i ol = 3.0ma v dd = 4.5v, i ol = 4.0ma v dd = 5.5v, v ih = 5.5v v dd = 5.5v, v il = 0.4v v dd = 4.5v, i ol = 12.0ma high level output voltage low level output voltage input current i/o leakage current open drain i/o leakage current (in n-ch tr off state) i 2 c bus switch connection impedance (in output tr off state) supply current input capacitance 4.0 3.5 37 2.5 5.0 10 5 10.0 20 a ma pf 50 10 120 50 ma ma a a ? 0.4 0.6 1.5 0.4 0.6 40 40 400 10 v v v v v a a a a 0.5 0.5 1.5 v v pa to pd, pe r, g, b, i, ys, ym pa to pd, pe r, g, b, i, ys, ym, pf0 to pf3, rst ? 1 pd, pf pf4 to pf7 (scl0, scl1, sda0, sda1) extal rst ? 2 pa to pe, hsync, vsync, r, g, b, i, ys, ym, rst ? 2 pf0 to pf3 pf4 to pf7 scl0: scl1 sda0: sda1 v dd = 5.5v, v il = 0.4v v dd = 5.5v, v i = 0, 5.5v v dd = 5.5v, v oh = 12.0v v dd = 5.5v, v oh = 5.5v v dd = 4.5v v scl0 = v scl1 = 2.25v v sda0 = v sda1 = 2.25v v dd ? 3 cv dd stop mode ? 4 v dd = 5.5v, termination of 12mhz oscillation sleep mode v dd = 5.5v, 12mhz crystal oscillation (c 1 = c 2 = 15pf) pa to pe, scl, sda, exlc, extal, vin, rst clock 1mhz 0v for no-measured pins item symbol pins conditions min. typ. max. unit v oh v ol i iz i loh r bs i dd i ddsl i ddst i cvdd c in i ihe i ihl i ilr electrical characteristics dc characteristics (ta = 20 to +75 c, vss = 0v reference) ? 1 specifies rst pin only when the power-on reset circuit is selected with mask option. ? 2 for rst pin, specifies the input current when pull-up resistor is selected, and specifies the leakage current when non-resistor is selected. ? 3 when all output pins are left open. specifies only when the osd oscillation is halted. ? 4 this device does not enter the stop mode. 1/2 frequency dividing clock operation v dd = 5.5v, 12mhz crystal oscillation (c 1 = c 2 = 15pf) v dd = 5.5v
13 cxp85840a/85848a/85856a 12.0 200 20 ac characteristics (1) clock timing ? 1 indicates three values according to the contents of the clock control register (clc: 00fe h ) upper 2 bits (cpu clock selection). t sys (ns) = 2000/fc (upper 2 bits = 00 ), 4000/fc (upper 2 bits = 01 ), 16000/fc (upper 2 bits = 11 ) 37.5 t sys ? 1 + 50 system clock frequency system clock input pulse width system clock input rise and fall times event count input clock pulse width event count input clock rise and fall times f c t xl , t xh t cr , t cf t eh , t el t er , t ef xtal extal extal extal ec ec mhz ns ns ns ms item symbol pins conditions typ. max. unit fig. 1, fig. 2 fig. 1, fig. 2 external clock drive fig. 1, fig. 2 external clock drive fig. 3 fig. 3 (ta = 20 to +75 c, v dd = 4.5 to 5.5v, vss = 0v reference) fig. 1. clock timing extal t xh t xl t cf t cr 0.4v v dd 0.4v 1/fc fig. 2. clock applied conditions aaaaa a aaa a aaaaa aaaaa a aaa a aaaaa crystal oscillation ceramic oscillation extal xtal external clock extal xtal open c 1 c 2 fig. 3. event count clock timing ec t eh t el t ef t er 0.2v dd 0.8v dd min.
14 cxp85840a/85848a/85856a (2) serial transfer (ta = 20 to +75 c, v dd = 4.5 to 5.5v, vss = 0v reference) item sck cycle time t kcy sck input mode output mode sck input mode sck output mode sck input mode sck output mode sck input mode sck output mode sck input mode sck output mode 1000 8000/fc 400 4000/fc 50 100 200 200 100 200 100 ns ns ns ns ns ns ns ns ns ns sck si si so t kh t kl t sik t ksi t kso sck high and low level widths si input setup time (for sck ) si hold time (for sck ) sck so delay time symbol pins conditions min. max. unit note) the load of sck output mode and so output delay time is 50 pf + 1ttl. fig. 4. serial transfer timing 0.2v dd 0.8v dd t kl t kh so t kcy t sik t ksi 0.2v dd 0.8v dd t kso 0.2v dd 0.8v dd output data input data si sck
15 cxp85840a/85848a/85856a resolution linearity error zero transition voltage full-scale transition voltage conversion time sampling time analog input voltage v zt ? 1 v ft ? 2 t conv t samp v ian an0 to an5 ta = 25 c v dd = 5.0v vss = 0v 10 4910 160/f adc ? 3 12/f adc ? 3 0 10 4970 8 3 70 5030 v dd bits lsb mv mv s s v item symbol pins conditions min. typ. max. unit (3) a/d converter (ta = 20 to +75 c, v dd = 4.5 to 5.5v, vss = 0v reference) linearity error v zt v ft analog input ff h fe h 01 h 00 h digital conversion value fig. 5. definitions of a/d converter terms 00 ( = f ex /2) 01 ( = f ex /4) 11 ( = f ex /16) f adc = f c /2 f adc = f c /4 f adc = f c /16 f adc = f c cks pck1, 0 0 ( /2 selection) 1 ( selection) f adc = f c /2 f adc = f c /8 ? 1 v zt : value at which the digital conversion value changes from 00 h to 01 h and vice versa. ? 2 v ft : value at which the digital conversion value changes from fe h to ff h and vice versa. ? 3 f adc indicates the below values due to the contents of bit 6 (cks) of the a/d control register (adc: 00f9 h ) and bits 7 (pck1) and 6 (pck0) of the clock control register (clc: 00fe h ).
16 cxp85840a/85848a/85856a external interruption high and low level widths reset input low level width int0 int1 int2 rst 1 32/fc s s item symbol pins conditions min. max. unit t ih t il t rsl t r t off v dd power-on reset repeated power-on reset 0.05 1 50 ms ms item symbol pins conditions min. max. unit (4) interruption, reset input (ta = 20 to +75 c, v dd = 4.5 to 5.5v, vss = 0v reference) (5) power-on reset ? 1 (ta = 25 to +75 c, vss = 0v reference) 0.2v dd 0.8v dd t ih t il int0 int1 int2 (falling edge) ? 1 specifies only when the power-on reset function is selected. 0.2v 0.2v 4.5v v dd t r t off take care when turning the power on. fig. 6. interruption input timing t rsl 0.2v dd rst fig. 7. rst input timing fig. 8. power-on reset power supply rise time power supply cut-off time
17 cxp85840a/85848a/85856a (6) i 2 c bus timing (ta = 20 to +75 c, v dd = 4.5 to 5.5v, vss = 0v reference) item scl clock frequency bus-free time before starting transfer hold time for starting transfer clock low level width clock high level width setup time for repeated transfers data hold time data setup time sda, scl rise time sda, scl fall time setup time for transfer completion f slc t buf t hd; sta t low t high t su; sta t hd; dat t su; dat t r t f t su; sto scl sda, scl sda, scl scl scl sda, scl sda, scl sda, scl sda, scl sda, scl sda, scl 0 4.7 4.0 4.7 4.0 4.7 0 ? 1 250 4.7 100 1 300 khz s s s s s s ns s ns s symbol pins conditions min. max. unit ? 1 the data hold time should be 300ns or more because the scl rise time (300ns max.) is not included in it. fig. 9. i 2 c bus transfer timing p st t su; sto t su; sta t hd; sta t su; dat t high t hd; dat t f t r t low t hd; sta s p t buf sda scl fig. 10. i 2 c bus device recommended circuit i 2 c device i 2 c device r s r s r s r s r p r p sda0 (or sda1) scl0 (or scl1) a pull-up resistor (rp) must be connected to sda0 (or sda1) and scl0 (or scl1). the sda0 (or sda1) and scl0 (or scl1) series resistance (rs = 300 ? or less) can be used to reduce the spike noise caused by crt flashover.
18 cxp85840a/85848a/85856a (7) osd timing (ta = 20 to +75 c, v dd = 4.5 to 5.5v, vss = 0v reference) item osd clock frequency hsync pulse width vsync pulse width hsync after-write rise and fall times vsync before-write rise and fall times f osc t hwd t vwd t hcg t vcg exlc xlc hsync vsync hsync vsync fig. 12 fig. 11 fig. 11 fig. 11 fig. 11 4 1.2 1 16.5 200 1.0 mhz s h* ns s symbol pins conditions unit min. max. fig. 11. osd timing 0.8v dd 0.2v dd t hcg t hwd hsync for osd i/o polarity register (opol: 01fd h ) bit 7 at 0 0.8v dd 0.2v dd t vcg vsync for osd i/o polarity register (opol: 01fd h ) bit 6 at 0 t vwd fig. 12. lc oscillation circuit connection l c 2 c 1 exlc xlc r ? 1 ? 1 the xlc series resistor can reduce the frequency of occurrence of the undesired radiation. * h indicates 1hsync period.
19 cxp85840a/85848a/85856a (8) data slicer external circuit (ta = 20 to +75 c, v dd = 4.5 to 5.5v, vss = 0v reference) item vin pin coupling capacitance cap pin capacitance pll low-pass filter capacitance composite video signal input c vin ccap c lpf video in vin cap lfc1, lfc2 vin 0.1 4700 0.47 2.0 f pf f vp-p symbol pin min. unit typ. max. fig. 13. data slicer external recommended circuit the b characteristics or more of temperature characteristics is recommended. the b characteristics or more of temperature characteristics is recommended. the b characteristics or more of temperature characteristics is recommended. remarks cv dd lfc1 v in cap cvss ccap video in c vin r 1 c lpf 5.0v c 1 r 2 lfc2 [recommended constant] r 1 = 220 ? (error: 5%; allowable power dissipation: 1/8w or more) r 2 = 1m ? (error: 5%; allowable power dissipation: 1/8w or more) c 1 = 1200pf (ceramic), the b characteristics or more of temperature characteristics is recommended.
20 cxp85840a/85848a/85856a appendix fig. 14. spc 700 series recommended oscillation circuit c 2 c 1 aaaaa a aaa a aaaaa extal xtal rd aaaaa a aaa a aaaaa extal xtal rd (i) manufacture kinseki ltd. model hc-49/u03 hc-19/u (-s) fc (mhz) 12.0 12.0 5 5 0 ? 1 c 1 (pf) c 2 (pf) rd ( ? ) circuit example (i) 15 15 0 ? 1 (i) ? 1 the xtal series resistor can reduce the effect of the noise caused by the electrostatic discharge. item content reset pin pull-up resistor power-on reset circuit non-existent non-existent existent existent mask option table river eletec co., ltd.
21 cxp85840a/85848a/85856a fig. 15. characteristic curves i dd supply current [ma] i dd vs. v dd (fc = 12mhz, ta = 25 c, typical) v dd supply voltage [v] 3456 0.1 100 i dd vs. fc (v dd = 5v, ta = 25 c, typical) 10 1 i dd supply current [ma] 50 45 40 35 30 25 20 15 10 5 0 fc system clock [mhz] 16 12 8 4 parameter curve for osd oscillation l vs. c (theoretically calculated value) 10mhz 12mhz 14mhz 100 10 0 l inductance [h] 50 100 c 1 , c 2 capacitance [pf] 16mhz sleep mode 1/16 dividing mode 1/4 dividing mode 1/2 dividing mode sleep mode 1/16 dividing mode 1/4 dividing mode 1/2 dividing mode f osc = c = c 1 // c 2 1 2 lc
22 cxp85840a/85848a/85856a package outline unit: mm 64pin sdip (plastic) min 0.5 min 3.0 4.75 ?0.1 0.9 0.15 0.5 0.1 0.25 ?0.05 + 0.1 17.1 ?0.1 19.05 132 33 64 1.778 57.6 ?0.1 + 0.4 package material lead treatment lead material package mass epoxy resin 42/copper alloy sony code eiaj code jedec code sdip-64p-01 p-sdip64-17.1x57.6-1.778 solder plating 8.6g + 0.3 + 0.3 0? to 15? package structure 64pin sdip (plastic) min 0.5 min 3.0 4.75 0.1 0.9 0.15 0.5 0.1 0.25 0.05 + 0.1 17.1 0.1 19.05 132 33 64 1.778 57.6 0.1 + 0.4 package material lead treatment lead material package mass epoxy resin 42/copper alloy sony code eiaj code jedec code sdip-64p-01 p-sdip64-17.1x57.6-1.778 solder plating 8.6g + 0.3 + 0.3 0 ? to 15 ? package structure lead specifications item lead material alloy 42 lead treatment sn-bi 2.5% lead treatment thickness 5-18 m spec.
23 cxp85840a/85848a/85856a package outline unit: mm sony code eiaj code jedec code 23.9 0.4 20.0 0.1 0.4 0.1 + 0.15 14.0 0.1 1 19 20 32 33 51 52 64 0.15 0.05 + 0.1 2.75 0.15 16.3 0.1 0.05 + 0.2 0.8 0.2 m 0.2 0.15 + 0.4 17.9 0.4 + 0.4 + 0.35 64pin qfp (plastic) qfp-64p-l01 p-qfp64-14x20-1.0 package material lead treatment lead material package mass epoxy resin solder plating 42/copper alloy package structure 1.5g 1.0 0 ? to10 ? sony code eiaj code jedec code 23.9 0.4 20.0 0.1 0.4 0.1 + 0.15 14.0 0.1 1 19 20 32 33 51 52 64 0.15 0.05 + 0.1 2.75 0.15 16.3 0.1 0.05 + 0.2 0.8 0.2 m 0.2 0.15 + 0.4 17.9 0.4 + 0.4 + 0.35 64pin qfp (plastic) qfp-64p-l01 p-qfp64-14x20-1.0 package material lead treatment lead material package mass epoxy resin solder plating 42/copper alloy package structure 1.5g 1.0 0 ? to10 ? lead specifications item lead material alloy 42 lead treatment sn-bi 2.5% lead treatment thickness 5-18 m spec. sony corporation

▲Up To Search▲

Price & Availability of CXP85856AS

	To Download CXP85856AS Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .