Part Number Hot Search : 
RB751 BUF03 ST6200 MAX3284E 9S08SG 1N3016B E008063 GBJL2006
Product Description
Full Text Search
 

To Download HSDL-3209-021 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  agilent hsdl-3209 irda ? data compliant low power 115.2 kbit/s infrared transceiver data sheet description the hsdl-3209 is an ultra- small low cost infrared transceiver module that provides the interface between logic and infrared (ir) signals for through air, serial, half- duplex ir data link. it is designed to interface to input/ output logic circuits as low as 1.5v. the module is compliant to irda physical layer features ? ? ? ? ? fully compliant to irda 1.4 low power specification from 9.6 kbit/s to 115.2 kbit/s ? ? ? ? ? miniature package - height : 1.60 mm - width : 7.00 mm - depth : 2.80 mm ? ? ? ? ? guaranteed temperature performance, -25 to +70 c - critical parameters are guaranteed over temperature & supply voltage ? ? ? ? ? low power consumption - complete shutdown of txd, rxd, and pin diode ? ? ? ? ? vcc supply 2.4 to 3.6 volts ? ? ? ? ? interface to input/output logic circuits as low as 1.5v ? ? ? ? ? led stuck-high protection ? ? ? ? ? designed to accommodate light loss with cosmetic windows ? ? ? ? ? iec 825-class 1 eye safe ? ? ? ? ? lead-free and rohs compliant applications ? ? ? ? ? mobile telecom - mobile phones - pagers - smart phone ? ? ? ? ? data communication - pdas - portable printers ? ? ? ? ? digital imaging - digital cameras - photo-imaging printers ? ? ? ? ? electronic wallet specifications version 1.4 low power from 9.6 kbit/s to 115.2 kbit/s with extended link distance and it is iec 825- class 1 eye safe. the hsdl-3209 can be shutdown completely to achieve very low power consumption. in the shutdown mode, the pin diode will be inactive and thus producing very little photocurrent even under very bright ambient light. such features are ideal for battery operated handheld products. functional block diagram figure 1. functional block diagram vcc r1 rxd (2) receiver transmitter txd (3) hsdl-3209 cx1 cx2 leda (1) vled sd (4) vcc (6) gnd (7) iovcc (5) cx3 cx4 iovcc
2 notes: 1. cx1, cx2, cx3 and cx4 must be placed within 0.7 cm of the hsdl-3209 to obtain optimum noise immunity. recommended application circuit components i/o pins configuration table order information part number packaging type package quantity HSDL-3209-021 tape and reel front view 2500 pin symbol description i/o type function 1 led a led anode input tied through external resistor, r1, to vled from 2.4v to 4.5v. please refer to table 1 for vled versus series resistor, r1. 2 rxd receive data output, active low this pin is capable of driving a standard cmos or ttl load. no external pull-up or pull down resistor is required. it is in tri-state mode when the transceiver is in shutdown mode. 3txdtransmit datainput, active high this pin is used to transmit serial data when sd pin is low. if held high longer than ~ 50 s, the led will be turned off. 4 sd shutdown input, active high the transceiver is in shutdown mode if this pin is high 5 iovcc input/output asic vcc input/output active high connect to asic logic controller vcc voltage as low as 1.5v. 6 vcc supply voltage supply voltage regulated, 2.4 to 3.6 volts. 7 gnd ground ground connect to system ground. component recommended value note r1 15 ? 5%, 0.0625 watt for 2.4 vled 2.7v 27 ? 5%, 0.0625 watt for 2.7 < vled 3.6v 36 ? 5%, 0.0625 watt for 3.6 < vled 4.5v cx1, cx4 0.47 f 20%, x7r ceramic 1 cx2, cx3 6.8 f 20%, x7r ceramic or tantalum 1 cautions: the cmos inherent to the design of this component increases the components susceptibility to damage from the electrostatic discharge (esd). it is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by esd
3 notes: 3. an in-band optical signal is a pulse/sequence where the peak wavelength, p, is defined as 850 p 900 nm, and the pulse characteristics are compliant with the irda serial infrared physical layer link specification v1.4. recommended operating conditions notes: 2. 20% duty cycle, 90 ms pulse width. absolute maximum ratings for implementations where case to ambient thermal resistance is 50c/w. parameter symbol min. max. units notes storage temperature t s -40 +100 c operating temperature t a -25 85 c led anode voltage v leda 06.5v supply voltage v cc 06.5v input/output voltage io vcc 0v cc v input voltage : sd v i(sd) 0iov cc v input voltage : txd v i(txd) 0iov cc v dc led transmit current i led (dc) 50 ma peak led transmit current i led (pk) 250 ma 2 parameter symbol min. typ. max. units conditions operating temperature t a -25 70 c supply voltage v cc 2.4 3.6 v input/output voltage iov cc 1.5 vcc v logic input voltage for txd/sd logic high v ih iovcc-0.2 iovcc v the minimum input logic voltage should not be lower than 1.5v logic low v il 00.4v receiver input irradiance logic high ei h 0.0081 500 mw/cm 2 for in-band signals 115.2kbit/s [3] logic low ei l 1.0 w/cm 2 for in-band signals [3] led (logic high) current pulse amplitude i leda 50 ma receiver data rate 9.6 115.2 kbit/s ambient light see irda serial infrared physical layer link specification, appendix a for ambient levels
4 electrical & optical specifications specifications (min. & max. values) hold over the recommended operating conditions unless otherwise noted. unspecified test conditions may be anywhere in their operating range. all typical values (typ.) are at 25c with vcc set to 3.0v and iovcc set to 1.8v unless otherwise noted. notes: 4. for in-band signals from 9.6kbit/s to 115.2 kbit/s, where 9 w/cm 2 ei 500mw/cm 2 . 5. latency time is defined as the time from the last txd light output pulse until the receiver has recovered full sensitivity 6. receiver wake up time is measured from vcc power on or sd pin high to low transition to a valid rxd output. 7. the maximum optical pw is the maximum time the led remains on when the txd is constantly high. this is to prevent long turn o n time of the led for eye safety protection. 8. for v cc > 3v and iov cc < 1.8v, i cc1 can exceed 15ua. parameter symbol min. typ. max. units conditions receiver viewing angle 2 ? 30 peak sensitivity wavelength p 880 nm rxd output voltage logic high v oh iovcc-0.2 iovcc v i oh = -200 a, ei 1.0 w/cm2 logic low v ol 00.4vi ol = 200 a, ei 8.1 w/cm2 rxd pulse width (sir) [4] t pw (sir) 1 4.0 s ? 15, cl =9 pf rxd rise and fall times t r , t f 60 ns cl =9 pf receiver latency time [5] t l 50 s receiver wake up time [6 ]t w 100 s transmitter radiant intensity ie h 414 mw/sri leda = 50 ma, ? 15, v txd v ih t a =25 c, iovcc = 1.8v viewing angle 2 ? 30 60 peak wavelength p 875 nm spectral line half width ? ? 35 nm txd input current high i h 0.02 10 a v i v ih low i l -10 -0.02 10 a 0 v i v il led current on i vled 50 ma v i (txd) v ih shutdown i vled 200 na v i(sd) v ih optical pulse width (sir) t pw (sir) 1.4 1.6 1.8 s t pw (txd) = 1.6 s at 115.2 kbit/s maximum optical pw [7] t pw (max.) 100 s txd rise and fall time (optical) tr, tf 600 ns tpw(txd) = 1.6 s led anode on state voltage v on(leda) 1.55 1.8 v i leda =50ma, v i(txd) v ih transceiver supply current shutdown [8] i cc1 0.18 1 a v sd v ih , t a =25c idle i cc2 100 a v i(txd) v il , ei = 0
5 figure 2. rxd output waveform. figure 3. led optical waveform. figure 4. txd ?stuck on? protection waveform. figure 5. receiver wakeup time waveform. t f v oh 90% 50% 10% v ol t pw t r t f led off 90% 50% 10% led on t pw t r t pw (max.) txd led rx light t rw rxd sd figure 6. txd wakeup time waveform. tx light t tw txd sd average vled_a vs average iled 1.40 1.45 1.50 1.55 1.60 1.65 1.70 1.75 10.0e-3 30.0e-3 50.0e-3 70.0e-3 90.0e-3 110.0e-3 average iled (a) average vled_a (v) average lop vs average iled 0 5 10 15 20 25 30 35 10.0e-3 30.0e-3 50.0e-3 70.0e-3 90.0e-3 110.0e-3 average lop (mw/sr) average iled (a) figure 7. v led vs. i led figure 8. v lop vs. i led
6 hsdl-3209 package outline with mechanical dimensions 0.80 pcb solder pad length 1.60 0.80 2.80 0.80 0.34 (5x) 0.40 (2x) mounting centre 7.00 3.50 0.95 0.95 5.10 r1.10 r1.10 0.95 0.05 (6x) 0.60 0.05 (7x) pcb 0.80 1.60 leda rxd txd sd iovcc vcc gnd notes : 1. all dimensions in millimeters (mm). 2. dimension tolerance is 0.2mm unless otherwise specified.
7 hsdl-3209 tape and reel dimensions unit: mm 1.75 0.1 7.5 0.1 16.0 0.2 4.0 0.1 7.35 0.1 4.0 0.1 2.0 0.1 2.93 0.1 progressive direction 1.78 0.1 0.3 0.05 polarity ? 1.5 +0.1 0 pin 7: gnd pin 1: leda empty (40mm min) parts mounted leader (400mm min) empty (40mm min) unit: mm label detail a option # "b" 330 80 quantity 2500 021 "c" ? 13.0 0.5 2.0 0.5 21 0.8 r1.0 detail a 2.0 0.5 16.4 +2 0 bc
8 moisture proof packaging all hsdl-3209 options are shipped in moisture proof package. once opened, moisture absorption begins. this part is compliant to jedec level 4. units in a sealed mositure-proof package package is opened (unsealed) environment less than 30 deg c, and less than 60% rh ? package is opened less than 72 hours ? perform recommended baking conditions no baking is necessary no yes no yes baking conditions: if the parts are not stored in dry conditions, they must be baked before reflow to prevent damage to the parts. baking should only be done once. recommended storage conditions: time from unsealing to soldering: after removal from the bag, the parts should be soldered within 72 hours if stored at the recommended storage conditions. if times longer than 72 hours are needed, the parts must be stored in a dry box. package temperature time in reel 60c 48 hours in bulk 100c 4 hours 125c 2 hours 150c 1 hours storage te mp e r at u r e 10c to 30c relative humidity below 60% rh
9 recommended reflow profile process zone p2 should be of sufficient time duration (60 to 120 seconds) to dry the solder paste. the temperature is raised to a level just below the liquidus point of the solder, usually 200c (392f). process zone p3 is the solder reflow zone. in zone p3, the temperature is quickly raised above the liquidus point of solder to 255c (491f) for optimum results. the dwell time above the liquidus point of solder should be between 20 and 60 seconds. it usually takes about 20 seconds to assure proper coalescing of the solder balls into liquid solder and the formation of good solder connections. beyond a dwell time of 60 seconds, the intermetallic growth within the solder connections becomes the reflow profile is a straight-line representation of a nominal temperature profile for a convective reflow solder process. the temperature profile is divided into four process zones, each with different dt/dtime temperature change rates. the dt/dtime rates are detailed in the above table. the temperatures are measured at the component to printed circuit board connections. in process zone p1, the pc board and hsdl-3209 castellation pins are heated to a temperature of 160c to activate the flux in the solder paste. the temperature ramp up rate, r1, is limited to 4c per second to allow for even heating of both the pc board and hsdl-3209 castellations. excessive, resulting in the formation of weak and unreliable connections. the temperature is then rapidly reduced to a point below the solidus temperature of the solder, usually 200c (392f), to allow the solder within the connections to freeze solid. process zone p4 is the cool down after solder freeze. the cool down rate, r5, from the liquidus point of the solder to 25c (77f) should not exceed 6c per second maximum. this limitation is necessary to allow the pc board and hsdl-3209 castellations to change dimensions evenly, putting minimal stresses on the hsdl- 3209 transceiver. process zone symbol dt maximum ? t/ ? time heat up p1, r1 25c to 160c 4c/s solder paste dry p2, r2 160c to 200c 0.5c/s solder reflow p3, r3 p3, r4 200c to 255c (260c at 10 seconds max) 255c to 200c 4c/s -6c/s cool down p4, r5 200c to 25c -6c/s 50 100 150 200 250 300 t-time (seconds) 25 80 120 160 180 200 230 255 0 t - temperature (?c) r1 r2 r3 r4 r5 220 max 260c 60 sec max above 220 c p1 heat up p2 solder paste dry p3 solder reflow p4 cool down
10 appendix a: smt assembly application note 1.0 solder pad, mask and metal stencil aperture stencil and pcba 1.1 recommended land pattern stencil aperture solder mask metal stencil for solder paste printing pcba 1.75 0.775 fiducial 0.60 0.95 1.9 2.85 0.10 mounting center unit: mm c l
11 1.2 recommended metal solder stencil aperture it is recommended that only a 0.152 mm (0.006 inches) or a 0.127 mm (0.005 inches) thick stencil be used for solder paste printing. this is to ensure adequate printed solder paste volume and no shorting. see the table below the drawing for combinations of metal stencil aperture and metal stencil thickness that should be used. aperture opening for shield pad is 2.7 mm x 1.25 mm as per land pattern. 7.2 3.0 2.6 0.2 units: mm solder mask 1.3 adjacent land keepout and solder mask areas adjacent land keep-out is the maximum space occupied by the unit relative to the land pattern. there should be no other smd components within this area. the minimum solder resist strip width required to avoid solder bridging adjacent pads is 0.2 mm. it is recommended that two fiducial crosses be place at midlength of the pads for unit alignment. note: wet/liquid photo- imageable solder resist/mask is recommended. stencil thickness, t (mm) aperture size (mm) length, l (mm) width, w (mm) 0.152 mm 2.60 0.05 0.55 0.05 0.127 mm 3.00 0.05 0.55 0.05 w l apertures as per land dimensions t
12 appendix b: pcb layout suggestion the hsdl 3209 is a shieldless part and hence does not contain a shield trace unlike the other transceivers. the following pcb layout guidelines should be followed to obtain a good psrr and em immunity resulting in good electrical performance. things to note: 1. the ground plane should be continuous under the part. 2. vled can be connected to either unfiltered or unregulated power supply. if vled and vcc share the same power supply, cx3 need not be used and the connections for cx1 and cx2 should be before the current limiting resistor r1. cx1 is generally a ceramic capacitor of low inductance providing a wide frequency response while cx2 and cx3 are tantalum capacitors of big volume and fast frequency response. the use of a tantalum capacitor is more critical on the vled line, which carries a high current. cx4 is an optional ceramic capacitor, similar to cx1, for the iovcc line. 3. preferably a multi-layered board should be used to provide sufficient ground plane. use the layer underneath and near the transceiver module as vcc, and sandwich that layer between ground connected board layers. refer to the diagram below for an example of a 4 layer board, top view the area underneath the module at the second layer, and 3cm in all direction around the module is defined as the critical ground plane zone. the ground plane should bottom view top layer connect the metal shield & module ground pin to bottom ground layer layer 2 critical ground plane zone. do not connect directly to the module ground pin layer 3 keep data bus away from critical ground plane zone bottom layer (gnd) be maximized in this zone. refer to application note an1114 or the agilent irda data link design guide for details. the layout below is based on a 2-layer pcb.
13 appendix c: general application guide for the hsdl-3209 description the hsdl-3209, a low-cost and ultra-small form factor infrared transceiver, is designed to address the mobile computing market such as pdas, as well as small embedded mobile products such as digital cameras and cellular phones. it is fully compliant to irda 1.4 low power specification from 9.6 kb/s to 115.2 kb/s, and supports hp-sir and tv remotes modes. the design of the hsdl-3209 also includes the following unique features: - low passive component count. - shutdown mode for low power consumption requirement. selection of resistor r1 resistor r1 should be selected to provide the appropriate peak pulse led current over different ranges of vcc as shown on page 2 under recommended application circuit components. interface to recommended i/o chips the hsdl-3209s txd data input is buffered to allow for cmos drive levels. no peaking circuit or capacitor is required. data rate from 9.6 kb/s up to 115.2 kb/s is available at the rxd pin. figure 10 shows how the irda port fits into a mobile phone and pda platform. the link distance testing was done using typical hsdl-3209 units with smcs fdc37c669 and fdc37n769 super i/o controllers. an irda link distance of up to 50 cm was demonstrated. figure 9. mobile phone platform figure 10. pda platform ram rom pcmcia controller rs232c driver com port lcd panel touch panel cpu for embedded application ir pda platform hsdl-3209 asic controller dsp core microcontroller audio interface rf interface user interface speaker microphone ir transceiver mod /de- modulator mobile phone platform hsdl-3209
appendix d: window designs for hsdl-3209 optical port dimensions for hsdl- 3209 to ensure irda compliance, some constraints on the height and width of the window exist. the minimum dimensions ensure that the irda cone angles are met without vignetting. the maximum dimensions minimize the effects of stray light. the minimum size corresponds to a cone angle of 30 and the maximum size corresponds to a cone angle of 60 . in the figure above, x is the width of the window, y is the height of the window and z is the distance from the hsdl- 3208 to the back of the window. the distance from the center of the led lens to the center of the photodiode lens, k, is 5.1mm. the equations for computing the window dimensions are as follows: x = k + 2*(z+d)*tana y = 2*(z+d)*tana the above equations assume that the thickness of the window is negligible compared to the distance of the module from the back of the window (z). if they are comparable, z replaces z in the above equation. z is defined as z=z+t/n where t is the thickness of the window and n is the refractive index of the window material. the depth of the led image inside the hsdl-3208, d, is 3.17mm. a is the required half angle for viewing. for irda compliance, the minimum k z x y d ir transparent window opaque material ir transparent window opaque material a module depth (z) mm aperture width (x, mm) aperture height (y, mm) max min max min 0 8.76 6.80 3.66 1.70 1 9.92 7.33 4.82 2.33 2 11.07 7.87 5.97 2.77 3 12.22 8.41 7.12 3.31 4 13.38 8.94 8.28 3.84 5 14.53 9.48 9.43 4.38 6 15.69 10.01 10.59 4.91 7 16.84 10.55 11.74 5.45 8 18.00 11.09 12.90 5.99 9 19.15 11.62 14.05 6.52 is 15 and the maximum is 30 . assuming the thickness of the window to be negligible, the equations result in the following tables and graphs:
0 5 10 15 20 25 0123456789 aperture width (x) vs module depth module depth (z) mm aperture width (x) mm 0 2 4 6 8 10 12 14 16 0123456789 aperture height(y) vs module depth module depth (z) mm aperture height (y) mm xmax xmin ymax ymin window material almost any plastic material will work as a window material. polycarbonate is recommended. the surface finish of the plastic should be smooth, without any texture. an ir filter dye may be used in the window to make it look black to the eye, but the total optical loss of the window should be 10% or less for best optical performance. light loss should be measured at 875 nm. note: 920a and 940a are more flame retardant than 141. recommended dye: violet #21051 (ir transmissant above 625 nm) material # light transmission haze refractive index lexan 141 88% 1% 1.586 lexan 920a 85% 1% 1.586 lexan 940a 85% 1% 1.586 the recommended plastic materials for use as a cosmetic window are available from general electric plastics. recommended plastic materials:
www.agilent.com/ semiconductors for product information and a complete list of distributors, please go to our web site. data subject to change. copyright ? 2004-2005 agilent technologies, inc. obsoletes 5989-1520en may 24, 2005 5989-3139en shape of the window from an optics standpoint, the window should be flat. this ensures that the window will not alter either the radiation pattern of the led, or the receive pattern of the photodiode. if the window must be curved for mechanical or industrial design reasons, place the same curve on the back side of the window that has an identical radius as the front side. flat window (first choice) curved front and back (second choice) curved front, flat back (do not use) while this will not completely eliminate the lens effect of the front curved surface, it will significantly reduce the effects. the amount of change in the radiation pattern is dependent upon the material chosen for the window, the radius of the front and back curves, and the distance from the back surface to the transceiver. once these items are known, a lens design can be made which will eliminate the effect of the front surface curve. the following drawings show the effects of a curved window on the radiation pattern. in all cases, the center thickness of the window is 1.5 mm, the window is made of polycarbonate plastic, and the distance from the transceiver to the back surface of the window is 3 mm.


▲Up To Search▲   

 
Price & Availability of HSDL-3209-021

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X