Part Number Hot Search : 
2HR2901P 2HR2901P ADUM5242 SSM3J01T MC10H113 TDA7541B TDS7704B 8550S
Product Description
Full Text Search
 

To Download HI-8588PSMF-10 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  hi-8588-10 description      arinc 429 line receiver interface in a small outline package receiver input hystersis at least 2 volts test inputs bypass analog inputs and force digital outputs to an one, zero or null state plastic and ceramic package options - surface mount and dip mil processing available  lightning protection simplified with the ability to add 10 kohm external series resistors features pin configuration supply voltages function table vcc =5.0v5% pin description table the hi-8588-10 arinc 429 bus interface receiver is simi- lar to the hi-8588 with the exception that it allows an exter- nal 10 kohm resistor in series with each arinc input with- out affecting the arinc input thresholds. the product is especially useful in applications where lightning protection circuitry is also required. in addition, the test inputs force both of the outputs to zero instead of open circuit. the ana- log/digital cmos product requires only a 5 volt supply and is available in a 8-pin soic package. each side of the arinc bus be connected through a 10 kohm series resistor in order for the chip to detect the correct arinc levels. the typical 10 volt differential signal is translated and input to a window comparator and latch. the comparator levels are set so that with the external 10 kohm resistors they are just below the standard 6.5 volt minimum arinc data threshold and just above the stan- dard 2.5 volt maximum arinc null threshold. the testa and testb inputs bypass the analog inputs for testing purposes. also if testa and testb are both taken high, the digital outputs are forced to zero. see holt application note an-300 for more information on lightning protection. must march 2007 (ds8588-10, rev. d) 03/07 receiver -1.25v to 1.25v -1.25v to 1.25v 0 0 0 0 -3.25v to -6.5v 3.25v to 6.5v 0 0 0 1 3.25v to 6.5v -3.25v to -6.5v 0 0 1 0 xx0101 xx1010 xx1100 rina rinb testa testb routa routb rina - 4 testa - 2 vcc-1 rinb - 3 5 - gnd 7 - routb 8 - testb 6 - routa 8 - pin plastic narrow body soic hi-8588psi-10, hi-8588pst-10 & hi-8588psm-10 arinc 429 line receiver pin symbol function description 1 vcc supply 5 volt supply 2 testa logic input cmos 3 rinb arinc input receiver b input 4 rina arinc input receiver a input 5 gnd power ground 6 routa logic output receiver cmos output a 7 routb logic output receiver cmos output b 8 testb logic input cmos holt integrated circuits www.holtic.com
hi-8588-10 functional description receiver figure 1 shows the general architecture of the arinc 429 receiver. the receiver operates off the vcc supply only. the inputs rina and rinb each require 35k of resis- tance of which 25k is internal to the chip. the series re- sistance is connected to level translators whose resistance to ground is typically 10k . in order for the voltage trans- lation not to be adversely affected, an external 10k series resister must be added to each arinc input. the hi-8588-10 device is typically chosen for applications where external series resistors are required in its lightning protection circuitry. after level translation, the inputs are buffered and become inputs to a differential amplifier. the amplitude of the differ- ential signal is compared to levels derived from a divider     between vcc and ground. the nominal settings corre- spond to a one/zero amplitude of 6.0v and a null ampli- tude of 3.3v. the status of the arinc receiver input is latched. a null input resets the latches and a one or zero input sets the latches. the logic at the output is controlled by the test signal which is generated by the logical or of the testa and testb pins. unlike the hi-8588, if testa and testb are both one, the hi-8588-10 outputs are pulled low in- stead of being tri-stated. this allows the digital outputs of a transmitter to be connected to the test inputs through control logic for self-test purposes. test rina rinb null zero null one testa routb routa figure 1 - receiver block diagram sq r latch esd protection and translation latch sq testb r testa testb test txbout txaout tx1in tx0in arinc channel rinb rina testa testb { hardwire or drive from logic routb routa 5v vcc v- -15v gnd txd0 txd1 rxd0 rxd1 hi-6010 8 bit bus arinc channel 1 2 8 6 7 4 3 4 5 6 7 2 3 hi-8588-10 application information 15v v+ 8 5 hi-8586 slp1.5 1 figure 2 shows a possible application of the hi-8588-10 interfacing an arinc receive channel to the hi-6010 which in turn inter- faces to an 8-bit bus.   gnd figure 2 - application diagram holt integrated circuits 2
hi-8588-10 voltages referenced to ground supply voltages vcc...................................................7v arinc input - pin s3&4 voltage at either pin......+29v to -29v dc current per input pin................ 10ma power dissipation at 25c plastic dip............0.7w ceramic dip..........0.5w solder temperature ........275c for 10 sec storage temperature........-65c to +150c absolute maximum ratings recommended operating conditions supply voltages vcc........................................5v 5% temperature range industrial screening........-40c to +85c hi-temp screening.......-55c to +125c military screening.........-55c to +125c dc electrical characteristics note: stresses above absolute maximum ratings or outside recommended operating con- ditions may cause permanent damage to the device. these are stress ratings only. opera- tion at the limits is not recommended. vcc = 5.0v unless otherwise stated operating temperature range, parameters symbol test conditions min typ max units arinc input voltage one or zero v din v nin diff. volt. thru 10k , pin s3&4  volts 6.5 10 13 2.5 logic input voltage high low v v arinc input resistance rina to rinb r diff rina or rinb to gnd or vcc r sup logic input current source sink i i ih il null ih il logic output drive current one zero i i oh ol current drain operating common mode v com "" " with respect to ground - - -- 5.0 3.5 - - - - 1.5 volts volts volts volts supplies floating & series 10k  30 19 75 40 - - kohm kohm """ v v in in =5v =0v 0.1 - - - - 0.1   v = 4.6v oh v = 0.4v ol -0.8 - -1.6 5.6 3.6 ma ma 2.3 - 6.3 ma i cc1 pins 2 , 8 = 0v; pins 3, 4 open - holt integrated circuits 3
vcc = 5.0v unless otherwise stated operating temperature range, hi-8588-10 ac electrical characteristics notes: 1. guaranteed but not tested ordering information hi - 8588 - 10 xxxx package description 8 pin plastic dip (8p) not available with ?m? flow 8 pin plastic narrow body soic (8hn) 8 pin cerdip (8d) not available pb-free part number pd ps cr temperature range flow burn in -40c to +85c no i -55c to +125c -55c to +125c no yes t m part number t m i part number lead finish 100% matte tin (pb-free, rohs compliant) f tin / lead (sn / pb) solder blank v pin 4 - pin 3 diff 0v 10v -10v 5v 0v t rr t rr t fr t 10% 90% t phlr t t plhr t 5v 0v t plhr t t phlr t pin 6 pin 7 figur e 3 - receiver timing parameters symbol test conditions min typ max units receiver propagation delay output high to low t phlr - receiver output transition times output high to low output low to high output low to high plhr t t fr rr t - - - 80 80 600 600 50 50 ns ns ns ns input capacitance (1) arinc differential c ad c as pf -510 10 arinc single ended to ground logic c in - - --10 pf pf defined in figure 3, c = 50pf - - l holt integrated circuits 4
hi-8588-10 package dimensions 8-pin plastic dip .385  .015 (9.799  .381) .025  .010 (.635 .254) .335  .035 (8.509  .889) .250 .010 (6.350  .254) .100 bsc (2.54) .135  .015 (3.429  .381) .055  .010 (1.397  .254) .1375  .0125 (3.493  .318) .019  .002 (.483  .102) .0115  .0035 (.292  .089) .300  .010 (7.620  .254) inches (millimeters) package type: 8p bsc = ?basic spacing between centers? is theoretical true position dimension and has no tolerance. (jedec standard 95) 8-pin plastic small outline (soic) - nb (narrow body) inches (millimeters) package type: 8hn bsc = ?basic spacing between centers? is theoretical true position dimension and has no tolerance. (jedec standard 95) see detail a 0  to 8  detail a p in 1 .236 .008 (5.99 .21) .154 .004 (3.90 .09) .194 .004 (4.92 .09) .0085 .0015 (.216 .038) .050 (1.27) .033 .017 (.838 .432) .055 .005 (1.397 .127) .0069 .003 (.1753 .074) .0165 .003 (.419 .089) bsc holt integrated circuits 5
hi-8588-10 package dimensions 8-pin cerdip inches (millimeters) package type: 8d bsc = ?basic spacing between centers? is theoretical true position dimension and has no tolerance. (jedec standard 95) .380  .004 (9.652  .102) .005 min (.127 min) .314  .003 (7.976  .076) .200 max (5.080 max) .248  .003 (6.299  .076) .039  .006 (.991  .154) .163  .037 (4.140  .940) .018  .006 (.457  .152) .056  .006 (1.422  .152) .015 min (.381min) .350  .030 (8.890  .762) .010  .006 (.254  .152) base plane seating plane .100 bsc (2.54) holt integrated circuits 6


▲Up To Search▲   

 
Price & Availability of HI-8588PSMF-10

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X