View MB15F73UL_4992855.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 dec. 2000 edition 2.0 p r e l i m i n a r y . assp dual serial input pll frequency synthesizer MB15F73UL n description the fujitsu MB15F73UL is a serial input phase locked loop (pll) frequency synthesizer with a 2250mhz and a 600mhz prescalers. a 64/65 or a 128/129 for the 2250mhz prescaler, and a 8/9 or a 16/17 for the 600mhz prescaler can be selected for the prescaler that enables pulse swallow operation. the latest bicmos process is used, as a result a supply current is typically 3.2ma typ. at 2.7v. the supply voltage range is from 2.4v to 3.6v. a refined charge pump supplies well-balanced output current with 1.5ma and 6ma selectable by serial data. the data format is same as the previous one mb15f03sl, mb15f73sp. fast locking is acheived for adopting the new circuit. the new package(bcc20) decreases a mount area of MB15F73UL more than 30% comparing with the former bcc16(for dual pll). MB15F73UL is ideally suited for wireless mobile communications, such as gsm and cdma. n features ? high frequency operation: rf synthesizer : 2250mhz max if synthesizer : 600mhz max ? low power supply voltage: v cc = 2.4 to 3.6 v ? ultra low power supply current : i cc = 3.2 ma typ. (v cc = v p =2.7v, ta=25 c, sw=0 in rf, if locking state) ? direct power saving function : power supply current in power saving mode typ. 0.1 m a(vcc=vp=2.7v, ta=25 c), max. 10 m a(vcc=vp=2.7v) ? dual modulus prescaler : 2250mhz prescaler(64/65 or 128/129) / 600mhz prescaler(8/9 or 16/17) ? serial input 14-bit programmable reference divider: r = 3 to 16,383 ? serial input programmable divider consisting of: - binary 7-bit swallow counter: 0 to 127 - binary 11-bit programmable counter: 3 to 2,047 ? on-chip phase comparator for fast lock and low noise ? on-chip phase control for phase comparator ? operating temperature: ta = ?40 to 85 c ? sireal data format compatible with mb15f03sl 20-pin, plastic tssop 20-pad, plastic bcc (lcc-20p-m05) (fpt-20p-m06)
2 MB15F73UL dec. 2000 edition 2.0 n pin assignment top 1 2 3 4 5 6 16 15 14 13 12 11 7 8 10 9 view g n d clock gnd if fin if osc in vcc if data le fin rf vcc rf ps if do if xfin if ps rf do rf ld/fout fpt-20p-m06 lcc-20p-m05 1 2 3 4 5 6 16 15 14 13 12 11 8 10 9 top view gnd gnd if fin if osc in vcc if ps if do if ld/fout clock le fin rf xfin rf gnd rf vcc rf ps rf d o r f xfin rf 17 18 19 20 vp if gnd rf vp rf 7 17 18 19 20 xfin if vp if vp rf data
3 MB15F73UL dec. 2000 edition 2.0 n pin descriptions pin no. pin name i/o descriptions tssop bcc 1 19 osc in i the programmable reference divider input. tcxo should be connected with a ac coupling capacitor. 2 20 gnd - ground for osc input buffer and the shift registor circuit. 3 1 fin if i prescaler input pin for the if-pll section. connection to an external vco should be ac coupling. 4 2 xfin if i prescaler complimentary input for the if-pll section. this pin should be grounded via a capacitor. 5 3 gnd if - ground for the if-pll section. 6 4 vcc if - power supply voltage input pin for the if-pll section(except for the charge pump circuit), the shift register and the oscillator input buffer. when power is off, latched data of if-pll is lost. 7 5 ps if i power saving mode control for the if-pll section. this pin must be set at ?l? power-on. (open is prohibited.) ps if = ?h? ; normal mode ps if = ?l? ; power saving mode 8 6 vp if - power supply voltage input pin for the if-pll charge pump. 9 7 do if o charge pump output for the if-pll section. phase characteristics of the phase detector can be reversed by fc-bit. 10 8 ld/fout o lock detect signal output(ld)/ phase comparator monitoring outut (fout). the output signal is selected by a lds bit in a serial data. lds bit = "1" ; outputs fout signal lds bit = "0" ; outputs ld sihnal 11 9 do rf o charge pump output for the rf-pll section. phase characteristics of the phase detector can be reversed by fc-bit. 12 10 vp rf - power supply voltage input pin for the rf-pll charge pump. 13 11 ps rf i power saving mode control for the rf-pll section. this pin must be set at ?l? power-on. (open is prohibited.) ps rf = ?h? ; normal mode ps rf = ?l? ; power saving mode 14 12 vcc rf - power supply voltage input pin for the rf-pll section(except for the charge pump circuit). 15 13 gnd rf - ground for the rf-pll section. 16 14 xfin rf i prescaler complimentary input for the rf-pll section. this pin should be grounded via a capacitor. 17 15 fin rf i prescaler input pin for the rf-pll. connction to an external vco should be ac coupling. 18 16 le i load enable signal input (with the schmitt trigger circuit.) when le is set "h", data in the shift register is transferred to the corre- sponding latch according to the control bit in a serial data. 19 17 data i serial data input (with the schmitt trigger circuit.) a data is transferred to the corresponding latch (if-ref counter, if-prog. counter, rf-ref. counter, rf-prog. counter) according to the control bit in a serial data. 20 18 clock i clock input for the 23-bit shift register (with the schmitt trigger circuit.) one bit data is shifted into the shift register on a rising edge of the clock.
4 MB15F73UL dec. 2000 edition 2.0 n block diagram 1 3 18 schmitt circuit 19 schmitt circuit 20 schmitt circuit c n 1 23-bit shift register latch selector 6 prescaler (if?pll) 8/9,16/17 intermittent mode control (if?pll) c n 2 3-bit latch lds sw if fc if binary 7-bit swallow counter (if?pll) binary 11-bit programmable counter (if?pll) phase comp. (if?pll) charge pump (if?pll) current switch 7 7-bit latch 11-bit latch 2-bit latch 14-bit latch binary 14?bit pro- grammable ref. counter(if?pll) 13 17 prescaler (rf?pll) 64/65, 128/129 3-bit latch lds sw rf fc rf binary 7-bit swallow counter (rf?pll) binary 11-bit programmable counter (rf?pll) 7-bit latch 11-bit latch t1 t2 2-bit latch 14-bit latch binary 14-bit pro- grammable ref. counter (rf?pll) t1 t2 or lock det. (if?pll) lock det. (rf?pll) selector ld fr if fr rf fp if fp rf do rf 9 and 16 5 fr if fr rf fp rf fp if intermittent mode control (rf?pll) phase comp. (rf?pll) 1-bit latch c/p setting current charge pump (rf?pll) current switch 1-bit latch c/p setting current 14 2 ps if (5) fin if osc in (19) (15) fin rf xfin rf ps rf (11) le (16) (17) (18) data clock vcc rf (12) gnd (20) ld/fout (9) (8) do if (7) vcc if (4) gnd if (3) ld if o -- tssop 20 ( ) -- bcc 20 (1) 4 (2) (14) gnd rf (13) 15 vp rf 11 10 8 vp if (6) 12 (10) xfin if fast lock tuning fast lock tuning
5 MB15F73UL dec. 2000 edition 2.0 n absolute maximum ratings note: permanent device damage may occur if the above absolute maximum ratings are exceeded. functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. exposure to absolute maximum rating conditions for extended periods may affect device reliability. n recommended operating conditions handling precautions (1) vcc rf, vp rf, vcc if and vp if must supply equal voltage. even if either rf-pll or if-pll is not used, power must be supplied to both vcc rf, vp rf, vcc if and vp if to keep them equal. it is recommended that the non-use pll is controlled by power saving function. (2) to protect against damage by electrostatic discharge, note the following handling precautions: -store and transport devices in conductive containers. -use properly grounded workstations, tools, and equipment. -turn off power before inserting or removing this device into or from a socket. -protect leads with conductive sheet, when transporting a board mounted device. parameter symbol rating unit remark power supply voltage v cc ?0.5 to +4.0 v v p v cc to +4.0 v input voltage v i ?0.5 to v cc +0.5 v output voltage v o gnd to v cc v ld/fout v do gnd to v p v do storage temperature t stg ?55 to +125 c parameter symbol value unit remark min. typ. max. power supply voltage v cc 2.4 2.7 3.6 v v ccrf = v ccif v p v cc 2.7 3.6 v input voltage v i gnd ? v cc v operating temperature t a ?40 ? +85 c
6 MB15F73UL dec. 2000 edition 2.0 n electrical characteristics (v cc = 2.4 to 3.6 v, ta = ?40 to +85 c) (continued) parameter symbol condition value unit min. typ. max. power supply current* 1 i ccif fin if =480mhz vcc if =vp if =2.7v 0.8 1.2 1.7 ma i ccrf fin rf =2000mhz vcc rf =vp rf =2.7v 1.3 2.0 2.8 ma power saving current *9 i psif ps if =ps rf = ?l? ? 0.1 *2 10 m a i psrf ps if =ps rf = ?l? ? 0.1 *2 10 m a operating frequency fin if *3 fin if if pll 50 ? 600 mhz fin rf *3 fin rf rf pll 200 ? 2250 mhz osc in fosc ? 3 ? 40 mhz input sensitivity fin if pfin if if pll, 50 w system -15 ? +2 dbm fin rf pfin rf rf pll, 50 w system -15 ? +2 dbm osc in v osc ? 0.5 ? v cc vp-p "h" level input voltage data, clock, le v ih schmitt trigger input vcc 0.7+0.4 ? ? v "l" level input voltage v il schmitt trigger input ? ? vcc 0.3-0.4 "h" level input voltage ps v ih ? vcc 0.7 ? ? v "l" level input voltage v il ? ? ? vcc 0.3 "h" level input current data, clock, le, ps i ih *4 ? ?1.0 ? +1.0 m a "l" level input current i il *4 ? ?1.0 ? +1.0 "h" level input current osc in i ih ? 0 ? +100 m a "l" level input current i il *4 ? ?100 ? 0 "h" level output voltage ld/fout v oh v cc =v p =2.7v, i oh = ? 1ma vcc ? 0.4 ? ? v "l" level output voltage v ol v cc =v p =2.7v, i ol =1ma ? ? 0.4 "h" level output voltage do if do rf v doh v cc =v p =2.7v, i doh =-0.5ma vp ? 0.4 ? ? v "l" level output voltage v dol v cc =v p =2.7v, i dol =0.5ma ? ? 0.4 high impedance cutoff current do if do rf i off v cc =v p =2.7v, v off =0.5v to v p ? 0.5v ? ? 2.5 na "h"level output current ld/fout i oh *4 v cc = vp = 2.7v ? ? -1.0 ma "l" level output current i dol v cc = vp = 2.7v 1.0 ? ?
7 MB15F73UL dec. 2000 edition 2.0 (continued) ta =(v cc = 2.4 to 3.6 v, ta = ?40 to +85 c) *1: conditions; fosc=12.8mhz, ta = 25 c, sw="l" in locking state. *2: vcc if =vp if =vcc rf =vp rf =2.7v, fosc=12.8mhz, ta = 25 c, in power saving mode. *3: ac coupling. 1000pf capacitor is connected under the condition of min. operating frequency. *4: the symbol "-"(minus) means direction of current flow. *5: vcc=vp=2.7v, ta=25 c ( ||i 3 | - |i 4 || ) / [( |i 3 | + |i 4 | )/2] x 100(%) *6: vcc=vp=2.7v, ta=25 c [( ||i 2 | - |i 1 || ) /2 ] / [( |i 1 | + |i 2 | )/2] x 100(%) (applied to each i dol , i doh ) *7: vcc=vp=2.7v, [(||i do(85c) | - |i do(-40c) ||) /2] / [(|i do(85c) | + |i do(-40c) |) /2] x 100(%) (applied to each i dol , i doh ) *8: when charge pump current is measured, set lds="0", t1="0" and t2="1". *9: ps if =ps rf =gnd (vil=gnd and vih=vcc for clock, data, le) parameter symbol condition value unit min. typ. max. "h"level output current do tx *8 do rx i doh *4 v cc =v p =2.7 v v doh =v p /2 ta= 25 c cs bit ="1" -8.2 -6.0 -4.1 ma cs bit ="0" -2.2 -1.5 -0.8 "l" level output current i dol v cc =v p =2.7 v v dol =v p /2 ta= 25 c cs bit ="1" 4.1 6.0 8.2 cs bit ="0" 0.8 1.5 2.2 charge pump current rate i dol / i doh i domt *5 v do =v p /2 ? 3 ? % vs v do i dovd *6 0.5v < v do < v p -0.5v ? 10 ? % vs ta i dota *7 -40 c < ta < 85 c, v do =v p /2 ? 5 ? % output voltage(v) v p /2 v p - 0.5 v p 0.5 i d o l i d o h i 2 i 4 i 1 i 1 i 3 i 2
8 MB15F73UL dec. 2000 edition 2.0 n functional descriptions the divide ratio can be calculated using the following equation: f vco = {(p x n) + a} x f osc ? r f vco : output frequency of external voltage controlled oscillator (vco) p: preset divide ratio of dual modulus prescaler (8 or 16 for if-pll, 64 or 128 for rf-pll) n: preset divide ratio of binary 11-bit programmable counter (3 to 2,047) a: preset divide ratio of binary 7-bit swallow counter (0 a 127, condition;a < n) f osc : reference oscillation frequency r: preset divide ratio of binary 14-bit programmable reference counter (3 to 16,383) serial data input serial data is entered using three pins, data pin, clock pin, and le pin. programmable dividers of if/rf-pll sections, programmable reference dividers of if/rf-pll sections are controlled individually. serial data of binary data is entered through data pin. on a rising edge of clock, one bit of serial data is transferred into the shift register. on a rising edge of load enable signal , the data stored in the shift register is transferred to one of latch of them depending upon the control bit data setting. table1. control bit shift register configuration control bit destination of serial data cn1 cn2 0 0 the programmable reference counter for the if-pll. 1 0 the programmable reference counter for the rf-pll. 0 1 the programmable counter and the swallow counter for the if-pll 1 1 the programmable counter and the swallow counter for the rf-pll programmable reference counter c n 1 1 2 t 1 3 r 1 4 r 2 5 r 3 6 r 4 7 r 5 8 r 6 9 r 7 10 r 8 11 r 9 12 r 10 13 r 11 14 r 12 15 r 13 16 r 14 17 lsb msb data flow c n 2 t 2 18 cn1, 2 : control bit [table. 1] r1 to r14 : divide ratio setting bits for the programmable reference counter (3 to 16,383) [table. 2] t1, 2 : ld/fout output setting bit [table. 3] cs : charge pump current select bit [table. 8] x : dummy bits(set "0" or "1") note: data input with msb first. 19 20 21 22 23 c s x x x x
9 MB15F73UL dec. 2000 edition 2.0 table2. binary 14-bit programmable reference counter data setting note: divide ratio less than 3 is prohibited. table.3 ld/fout output selectable bit setting divide ratio (r) r 14 r 13 r 12 r 11 r 10 r 9 r 8 r 7 r 6 r 5 r 4 r 3 r 2 r 1 3 0 0 0 0 0 0 0 0 0 0 0 0 1 1 4 0 0 0 0 0 0 0 0 0 0 0 1 0 0 16383 1 1 1 1 1 1 1 1 1 1 1 1 1 1 ld/fout pin state lds t1 t2 ld output 0 0 0 0 1 0 0 1 1 fout output fr if 1 0 0 fr rf 1 1 0 fp if 1 0 1 fp rf 1 1 1 programmable counter c n 1 1 2 l d 3 f c 4 a 1 5 a 2 6 a 3 7 a 4 8 a 5 9 a 6 10 a 7 11 n 1 12 n 2 13 n 3 14 n 4 15 n 5 16 n 6 17 lsb msb data flow c n 2 s w 18 cn1, 2 : control bit [table. 1] n1 to n11 : divide ratio setting bits for the programmable counter (3 to 2,047) [table. 4] a1 to a7 : divide ratio setting bits for the swallow counter (0 to 127) [table. 5] sw if/rf : divide ratio setting bit for the prescaler [table. 6] (8/9 or 16/17 for the sw if , 64/65 or 128/129 for the sw rf ) fc if/rf : phase control bit for the phase detector(if : fc if , rf : fc rf ) [table. 7] lds : ld/fout signal select bit [table. 3] note: data input with msb first. n 7 n 8 19 n 9 20 n 10 21 n 11 22 23 s if/rf if/rf
10 MB15F73UL dec. 2000 edition 2.0 table.4 binary 11-bit programmable counter data setting note: divide ratio less than 3 is prohibited. table.5 binary 7-bit swallow counter data setting note: divide ratio (a) range = 0 to 127 table. 6 prescaler data setting table. 7 phase comparator phase switching data setting note: z = high?impedance depending upon the vco and lpf polarity, fc bit should be set. divide ratio (n) n 11 n 10 n 9 n 8 n 7 n 6 n 5 n 4 n 3 n 2 n 1 3 0 0 0 0 0 0 0 0 0 1 1 4 0 0 0 0 0 0 0 0 1 0 0 2047 1 1 1 1 1 1 1 1 1 1 1 divide ratio (n) a 7 a 6 a 5 a 4 a 3 a 2 a 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 127 1 1 1 1 1 1 1 sw = ?1? sw = ?0? prescaler divide ratio if-pll 8/9 16/17 rf-pll 64/65 128/129 fc if,rf = 1 fc if,rf = 0 do if,rf fr > fp h l fr = fp z z fr < fp l h vco polarity 1 2 vco input voltage vco output frequency 1 2
11 MB15F73UL dec. 2000 edition 2.0 table. 8 charge pump current setting 4. power saving mode (intermittent mode control circuit) table 9. ps pin setting the intermittent mode control circuit reduces the pll power consumption. by setting the ps pin low, the device enters into the power saving mode, reducing the current consumption. see the electrical characteristics chart for the specific value. the phase detector output, do, becomes high impedance. for the single pll, the lock detector, ld, remains high, indicating a locked condition. for the dual pll, the lock detector, ld, is as shown in the ld output logic table. setting the ps pin high, releases the power saving mode, and the device works normally. the intermittent mode control circuit also ensures a smooth startup when the device returns to normal operation. when the pll is returned to normal operation, the phase comparator output signal is unpredictable. this is because of the unknown relationship between the comparison frequency (fp) and the reference frequency (fr) which can cause a major change in the comparator output, resulting in a vco frequency jump and an increase in lockup time. to prevent a major vco frequency jump, the intermittent mode control circuit limits the magnitude of the error signal from the phase detector when it returns to normal operation. note: when power (v cc ) is first applied, the device must be in standby mode, ps=low, for at least 1 m s. cs current value 1 + 6.0 ma 0 + 1.5 ma ps pin status h normal mode l power saving mode
12 MB15F73UL dec. 2000 edition 2.0 note: ps pin must be set at ?l? for power on. on vcc clock data le ps (1) (2) (3) (1) ps = l (power saving mode) at power on (2) set serial data 1 m s later after power supply remains stab le(vcc > 2.2v). (3) relase power saving mode (ps: l ? h) 100ns later after setting serial data. tv > 1 m s tps > 100ns off
13 MB15F73UL dec. 2000 edition 2.0 n serial data input timing msb lsb data clock le t1 t4 t5 t3 on the rising edge of the clock, one bit of data is transferred into the shift register. parameter unit max. typ. min. t1 t2 t3 t4 ns ns ns ns 20 ? ? ? ? ? ? ? ? 20 30 30 100 ? ? ? ? ? ? 20 100 t5 t6 t7 ns ns ns t6 t7 parameter unit max. typ. min. t2 note: le should be "l" when the data is transferred into the shift register. control bit invalid data 1st data 2nd data
14 MB15F73UL dec. 2000 edition 2.0 n phase detector output waveform note: phase error detection range = - 2 p to +2 p pulses on do if/rf signals are output to prevent dead zone. ld output becomes low when phase error is t wu or more. ld output becomes high when phase error is t wl or less and continues to be so for three cycles or more. t wu and t wl depend on oscin input frequency as follows. t wu > 2/fosc: i.e. t wu > 156.3ns when foscin = 12.8 mhz t wl < 4/fosc: i.e. t wl < 312.5ns when foscin = 12.8 mhz t wu fr if/rf fp if/rf t wl ld (fc bit = 1) do if/rf z l (fc bit = 0) z h do if/rf if?pll section rf?pll section ld output locking state / power saving state locking state / power saving state locking state / power saving state h l l l unlocking state unlocking state unlocking state locking state / power saving state unlocking state ld output logic table
15 MB15F73UL dec. 2000 edition 2.0 n test circuit (for measuring input sensitivity fin/oscin) p.g fin rf 17 16 1000pf vcc rf gnd rf xfin rf MB15F73UL 50 w 1 2 5 4 vcc if 0.1 m f 20 19 18 15 50 w 1000pf 1000pf 0.1 m f vp rf fout oscilloscope 7 3 14 6 p.g 50 w 1000pf 10 12 controller (divide ratio setting) p.g note : tssop-20 13 11 0.1 m f vcc rf 9 8 vp if 0.1 m f 1000pf ld/fout do if vp if ps if vcc if gnd if xfin if fin if gnd oscin do rf vp rf ps rf le data clock
16 MB15F73UL dec. 2000 edition 2.0 n application example vco lpf tcxo 2.7 v output from controller le xfin rf 19 18 17 16 15 14 13 12 1 2 3 4 5 6 7 8 gnd rf data fin rf vcc rf ps rf 2.7 v 0.1 m f 1000 pf vco lpf output lock det. fin if gnd if vcc if gnd xfin if ps if vp if do if clock, data, le: schmitt trigger circuit is provided (insert a pull-down or pull-up resistor to prevent oscillation when open-circuited in the input). MB15F73UL note :tssop-20 20 11 9 10 osc in ld/fout do rf clock 1000 pf 1000 pf 0.1 m f 2.7 v 2.7 v 1000 pf 1000 pf 0.1 m f vp rf 0.1 m f
17 MB15F73UL dec. 2000 edition 2.0 n package dimension 20 pin, plastic ssop (fpt-20p-m06) * : these dimensions do not include resin protrusion. (continued)
18 MB15F73UL dec. 2000 edition 2.0 20 pad, plastic bcc (lcc-20p-m05) (continued)

▲Up To Search▲

Price & Availability of MB15F73UL

	To Download MB15F73UL Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .