Part Number Hot Search : 
TDA2654 MTP805N 2SB950A MAX11 D391DL 1SMC40CA C1251A 150UR80
Product Description
Full Text Search
 

To Download FHP31940610 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  ? 2006 fairchild semiconductor corporation www.fairchildsemi.com fhp3194 rev. 1.0.1 october 2006 fhp3194 4:1 high-speed multiplexer fhp3194 4:1 high-speed multiplexer features 0.1db gain fatness to 90mhz @ 2v pp 0.02%/0.05? differential gain/phase error 500mhz large signal -3db bandwidth at g = 2 2200v/s slew rate 75ma output current (easily drives two video loads) 70db channel-to-channel isolation 13ma supply current 3.5ma supply current in disable mode 2.5ma supply current in shutdown mode fully specifed at 5v supplies lead-free soic-14 and tssop-14 packages applications video switchers and routers multiple input hdtv switching picture-in-picture video switch multi-channel adc driver description the fhp3194 is a 4:1 analog multiplexer designed for high-speed video applications. the output amplifer is a high-speed current feedback amplifer that offers stellar large signal performance of 500mhz -3db bandwidth and 90mhz 0.1db bandwidth. the gain of the output amplifer is selectable through two external resistors (r f and r g ), allowing further design fexibility. the 2v pp bandwidth performance and 2200v/ s slew rate exceed the requirements of high-defnition television (hdtv) and other multimedia applications. the output amplifer also provides ample output current to drive multiple video loads. two address bits (a0 and a1) are used to select one of the four inputs. the fhp3194 offers better than 70db channel isolation. the fhp3194 offers both shutdown and disable capability. during shutdown, the fhp3194 consumes only 2.5ma of supply current. during disable mode, only the output amplifer is disabled, reducing output glitches and allowing for multiplexer expansion. ordering information part number package pb-free operating temperature range packaging method fhp3194im14x soic-14 yes -40c to +85c reel fhp3194imtc14x tssop-14 yes -40c to +85c reel moisture sensitivity level for all parts is msl-1. functional block diagram 2 3 4 11 12 13 14 +vs 1 in1 fhp3194 soic/tssop 6 7 5 8 9 10 gnd in3 -vs in4 ou t -vin sd en a1 a0 gnd in2 logic
? 2006 fairchild semiconductor corporation  www.fairchildsemi.com fhp3194 rev. 1.0.1 fhp3194 4:1 high-speed multiplexer pin confguration 2 3 4 11 12 13 14 +vs 1 in1 fhp3194 soic/tssop 6 7 5 8 9 10 gnd in3 -vs in4 ou t -vin sd en a1 a0 gnd in2 logic pin assignments pin# pin name description 1 in1 input, channel 1 2 gnd must be connected to ground 3 in2 input, channel 2 4 gnd must be connected to ground 5 in3 input, channel 3 6 -vs negative supply 7 in4 input, channel 4 8 a0 logic input a0 9 a1 logic input a1 10 en enable pin, 1 = disable, 0 = enable; enabled when left foating 11 sd shutdown pin, 1 = shutdown, 0 = active; active when left foating 12 -vin inverting input of output amplifer 13 out output 14 +vs positive supply truth table a0 a1 en sd out 1 1 0 0 ch4 0 1 0 0 ch3 1 0 0 0 ch2 0 0 0 0 ch1 x x 1 0 disable x x x 1 shutdown
? 2006 fairchild semiconductor corporation 3 www.fairchildsemi.com fhp3194 rev. 1.0.1 fhp3194 4:1 high-speed multiplexer absolute maximum ratings the absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed. the device should not be operated at these limits. the parametric values defned in the electrical characteristics tables are not guaranteed at the absolute maximum ratings. the recommended operating conditions table defnes the conditions for actual device operation. parameter min. max. unit supply voltage 0 12.6 v input voltage range -v s -0.5v +v s +0.5v v reliability information parameter min. typ. max. unit junction temperature 150 c storage temperature range -65 150 c lead temperature (soldering, 10s) 300 c package thermal resistance 14-lead tssop 1 113 c/w 14-lead soic 1 125 c/w notes: package thermal resistance ( q ja ), jdec standard, multi-layer test boards, still air. esd protection product soic-14 tssop-14 human body model (hbm) 3.5kv 3kv charged device model (cdm) 2kv 2kv recommended operating conditions parameter min. typ. max. unit operating temperature range -40 +85 c supply voltage range 5 12 v 1.
? 2006 fairchild semiconductor corporation 4 www.fairchildsemi.com fhp3194 rev. 1.0.1 fhp3194 4:1 high-speed multiplexer electrical characteristics at 5v t a = 25c, v s = 5v, r f = 475 , r l =150 , g = 2; unless otherwise noted. symbol parameter conditions min. typ. max. units frequency domain response ugbw -3db bandwidth g = +1, r f = 1.5k v out = 0.2v pp 1200 mhz bw ss -3db bandwidth g = +2, v out = 0.2v pp 800 mhz bw ls full power bandwidth g = +2, v out = 2v pp 500 mhz 0.1db gain flatness g = +2, v out = 0.2v pp 200 mhz 0.1db gain flatness g = +2, v out = 2v pp 90 mhz time domain response t r , t f rise and fall time v out = 2v step; (10% to 90%) 1 ns t s settling time to 0.1% v out = 2v step 15 ns os overshoot v out = 0.2v step 4 % sr slew rate 4v step 2200 v/s distortion / noise response hd2 2nd harmonic distortion 2v pp , 5mhz, worst channel -68 dbc hd3 3rd harmonic distortion 2v pp , 5mhz, worst channel -89 dbc thd total harmonic distortion 2v pp , 5mhz, worst channel -67 db dg differential gain ntsc (3.58mhz), dc-coupled 0.02 % dp differential phase ntsc (3.58mhz), dc-coupled 0.05 e n input voltage noise > 1mhz 7 nv/hz i n+ input current noise (+) > 1mhz 22 pa/hz i n- input current noise (-) > 1mhz 16 pa/hz x talk all hostile crosstalk channel-to-channel 5mhz/ 30mhz, worst ch combination -68/-53 db dc performance v io input offset voltage (1) -9 1 +9 mv dv io average drift 8.5 v/c v/c v iom input offset voltage matching (1) channel-to-channel -5 0.8 5 mv i bn input bias current non-inverting (1) pins 1,3,5,7 -30 4 30 a a di bn average drift 25 na /c /c i bi input bias current inverting (1) pin 12 -35 13 35 a a di bni average drift 20 na /c /c gm gain matching channel-to-channel 0.02 % psrr power supply rejection ratio (1) dc 54 65 db i s supply current (1) 13 18 ma i en disable supply current (1) disable mode 3.5 6 ma i sd shutdown supply current (1) shutdown mode 2.5 5 ma switching characteristics t s switching time 50% logic to: channel-to-channel 90% output (10% output settling) (2) in1, in3 = +0.5v; in2, in4 = -0.5v 25 ns 99% output (1% output settling) (2) in1, in3 = +0.5v; in2, in4 = -0.5v 40 ns v sw channel switch. trans. (glitch) all inputs grounded 375 mv pp notes: 100% tested at 25c 1.
? 2006 fairchild semiconductor corporation 5 www.fairchildsemi.com fhp3194 rev. 1.0.1 fhp3194 4:1 high-speed multiplexer electrical characteristics at 5v (continued) t a = 25c, v s = 5v, r f = 475 , r l =150 , and g = 2 unless otherwise noted. symbol parameter conditions min. typ. max. unit digital inputs v ih logic-high threshold a0, a1, en , and sd pins 2.0 v v il logic-low threshold a0, a1, en , and sd pins 0.8 v i ih logic pin input current high a0, a1, en , and sd pins logic input =0v 22 a i il logic pin input current low a0, a1, en , and sd pins logic input =0v 0 a disable characteristics en iso disable isolation 5mhz/30mhz, worst comb. -76/-61 db sd iso shutdown isolation 5mhz/30mhz, worst comb. -76/-61 db ch iso ch-to-ch isolation (3) 5mhz/30mhz, worst comb. -70/-55 db en t on turn-on time (disable to on) v in = 500mv 30 ns en t off turn-off time (on to disable) v in = 500mv 65 ns sdt on turn-on time (shutdown to on) v in = 500mv 32 ns sdt off turn-off time (on to shutdown) v in = 500mv 66 ns input characteristics r in input resistance 188 k w c in input capacitance 1.7 pf cmir input common mode v range 3.1 v cmrr common mode rejection ratio (1) dc 50 60 db output characteristics v out output voltage swing r l = 2k w 4.0 v r l = 150 w (1) 3.2 3.8 v i out linear output current v in = 0 75 ma i sc short-circuit output current v out = gnd, r l = 0 100 ma r out output resistance enabled 0.1 disabled 1 k c out output capacitance 3.7 pf notes: 100% tested at 25c sd and en pins are grounded. in1 and in3 = +0.5v, in2 and in4 = -0.5v, see truth table to properly set a0 and a1 based on the channels driven. switching time is the transition time from 50% of a0 or a1 input value (+2.5v) to the time at which the switched channel is at 90% (or 99%) of its fnal value. driving one channel and looking at worst case value from remaining channels. 1. 2. 3.
? 2006 fairchild semiconductor corporation  www.fairchildsemi.com fhp3194 rev. 1.0.1 fhp3194 4:1 high-speed multiplexer typical performance characteristics t a = 25c, v s = 5v, r f = 475 , r l =150 , and g = 2 unless otherwise noted. 6 normalized gain (db) 0.1 frequency (mhz) 3 0 -3 -6 -9 -12 10000 1000 100 10 1 g = 10 r f = 150 ? g = 5 r f = 300 ? g = 2 r f = 475 ? g = 1 r f = 1.5k ? v o = 0.2v pp 0.1 0 -0.1 -0.2 -0.3 -0.4 -0.5 -0.6 -0.7 -0.8 -0.9 normalized gain (db) 0.1 frequency (mhz) -1 1000 100 10 1 v o = 2v pp v s = 5v 1600 r f v alue 1 gain (v/v) 1200 1400 1000 800 400 600 200 0 2 3 4 5 6 7 8 9 1 0 0.1 0 -0.1 -0.2 -0.3 -0.4 -0.5 -0.6 -0.7 -0.8 -0.9 normalized gain (db) 0.1 frequency (mhz) -1 1000 100 10 1 v o = 2v pp 3 2 1 0 -1 -2 -3 -4 -5 -6 -8 -7 normalized gain (db) 0.1 frequency (mhz) -9 1000 100 10 1 v o = 0.2v pp c l = 100pf r s = 16 c l = 56pf r s = 13 c l = 20pf r s = 26 0.1 frequency (mhz) 1000 10000 100 10 1 3 0 -3 -6 -9 -12 -15 normalized gain (db) -18 v out = 1v pp v out = 2v pp v out = 4v pp figure 5. frequency response vs. c l figure  . frequency response vs. v out figure 3. recommended r f vs. gain figure 4. gain flatness vs. frequency figure 1. non-inverting freq. response figure  . gain flatness vs. frequency
? 2006 fairchild semiconductor corporation  www.fairchildsemi.com fhp3194 rev. 1.0.1 fhp3194 4:1 high-speed multiplexer 10k frequency (hz) 100m 1g 10m 1m 100k 70 60 50 40 30 20 psrr (db) 10 w orst channel 10k frequency (hz) 100m 1g 10m 1m 100k 60 50 40 30 20 10 cmrr (db) 0 1 v ou t (v pp ) 5 -40 hd2 (dbc) -90 -85 -80 -75 -70 -65 -60 -55 -50 -45 1 1 0 3 0 frequency (mhz) hd2 (dbc) -95 -90 -85 -80 -75 -70 -65 -60 r l = 150 v o = 2v pp all channel s best ch 5mhz wo rst ch 5mhz best ch 30mhz best ch 50mhz wo rst ch 30mhz wo rst ch 50mhz 1.5 2 2.5 3 3.5 4 4.5 1 frequency (mhz) 30 10 -45 -50 -55 -60 -65 -70 -75 -80 hd2 (dbc) -85 10k 100k 1m 10m 100m frequency (hz) 1g 10 6 t ransimpedance () 10 2 10 3 10 4 10 5 0 phase (deg) -300 -200 100 phase tr ansimpedance r l = 150 v o = 2v pp best ch w orst ch typical performance characteristics t a = 25c, v s = 5v, r f = 475 , r l =150 , and g = 2 unless otherwise noted. figure  . psrr vs. frequency figure 8. cmrr vs. frequency frequency figure 9. open loop transimpedance gain and phase figure 10. hd  vs. frequency figure 11. hd3 vs. frequency figure 1  . hd  vs. v out
? 2006 fairchild semiconductor corporation 8 www.fairchildsemi.com fhp3194 rev. 1.0.1 fhp3194 4:1 high-speed multiplexer 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0 8 0 9 0 t ime (ns) 100 2.5 output (v) -0.5 0 0.5 1.0 1.5 2.0 v s = 5v 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0 8 0 9 0 t ime (ns) 100 1.5 output (v) -1.5 -1.0 -0.5 0 0.5 1.0 -0.7 input amplitude (v) 0.7 0.008 dif ferential gain (%) -0.028 -0.024 -0.020 -0.016 -0.012 -0.008 -0.004 0 0.004 0.008 dif ferential phase (deg) -0.028 -0.024 -0.020 -0.016 -0.012 -0.008 -0.004 0 0.004 gain -0.5 -0.3 -0.1 0.1 0.3 0.5 ac coupled, 220f phase 1 1.5 2 2.5 3.5 4 3 4.5 5 v out (v pp ) -55 hd3 (dbc) -95 -90 -85 -80 -75 -70 -65 -60 all channels 5mhz 30mhz 50mhz -5 v in (v) 5 5 v out (v) -5 -4 -3 -2 -1 0 1 2 3 4 -4 -3 -2 -1 0 1 2 3 4 -0.7 input amplitude (v) 0.7 0.06 dif ferential gain (%) -0.05 -0.04 -0.03 -0.02 -0.01 0 0.01 0.02 0.03 0.04 0.05 0.06 -0.05 -0.04 -0.03 -0.02 -0.01 0 0.01 0.02 0.03 0.04 0.05 dif ferential phase (deg) -0.5 -0.3 -0.1 0.1 0.3 0.5 dc coupled gain phase r l = 75 r l = 100 r l = 10k r l = 150 r l = 1k typical performance characteristics t a = 25c, v s = 5v, r f = 475 , r l =150 , and g = 2 unless otherwise noted. figure 13. hd3 vs. v out figure 14. differential gain and phase figure 15. differential gain and phase figure 1  . output swing vs. r l figure 1  . pulse response figure 18. pulse response
? 2006 fairchild semiconductor corporation 9 www.fairchildsemi.com fhp3194 rev. 1.0.1 fhp3194 4:1 high-speed multiplexer 0 100 200 300 400 500 600 700 t ime (ns) 16 sd input (v) -2 1.6 output (v) -0.2 0 2 4 6 8 10 12 14 0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 0 100 200 300 400 500 600 700 800 900 t ime (ns) 1000 8 sd input (v) -2 0.7 output (v) -0.3 -1 -0.2 0 -0.1 1 0 2 0.1 3 0.2 4 0.3 5 0.4 6 0.5 7 0.6 output sd input output sd input 0 2 0 4 0 6 0 8 0 100 120 t ime (ns) 140 6 output (v) -6 -4 -2 0 2 4 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 ti me (ns) 1.0 14 a0 input (v) -2 0 2 4 6 8 10 12 2.0 output (v) -2.0 -1.5 -1.0 -0.5 0 0.5 1.0 1.5 output a0 input 0 100 200 300 400 500 600 700 800 900 t ime (ns) 1000 6 a0 input (v) -3 0.6 output (v) -0.3 -2 -0.2 -1 -0.1 0 0 1 0.1 2 0.2 3 0.3 4 0.4 5 0.5 output a0 input 0 100 200 300 400 500 600 700 800 900 t ime (ns) 1000 6 a1 input (v) -3 0.6 output (v) -0.3 -2 -0.2 -1 -0.1 0 0 1 0.1 2 0.2 3 0.3 4 0.4 5 0.5 output a1 input typical performance characteristics t a = 25c, v s = 5v, r f = 475 , r l =150 , and g = 2 unless otherwise noted. figure 19. pulse response figure  0. channel switching time figure  1. a0 switching glitch figure  . a1 switching glitch figure  3. shutdown switching time figure  4. shutdown switching glitch
? 2006 fairchild semiconductor corporation 10 www.fairchildsemi.com fhp3194 rev. 1.0.1 fhp3194 4:1 high-speed multiplexer typical performance characteristics t a = 25c, v s = 5v, r f = 475 , r l =150 , and g = 2 unless otherwise noted. figure  5. enable switching time figure  . enable switching glitch 0 100 200 300 400 500 600 700 t ime (ns) 16 en input (v) -2 1.6 output (v) -0.2 0 2 4 6 8 10 12 14 0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 0 100 200 300 400 500 600 700 800 900 t ime (ns) 1000 en input (v) -3 -2 output (v) -1 0 1 2 3 4 5 6 -0.3 -0.2 -0.1 0 0.1 0.2 0.3 0.4 0.5 0.6 output en input output en input 0.001 0.01 0.1 1 1 0 100 frequency (mhz) 100 input v oltage noise (nv / hz) 0 10k 100k 1m 100m 10m frequency (hz) 1g izi () 10 -2 10 4 10 3 10 2 10 1 10 0 10 -1 90 80 70 60 50 40 30 20 10 disabled enabled 1 1 0 100 frequency (mhz) -40 of f isolation (db) -90 1 1 0 100 frequency (mhz) 1000 crosstalk (db) -90 -20 -30 -40 -50 -60 -70 -80 -45 -50 -55 -60 -65 -70 -75 -80 -85 selected input to output en sd unselected input to output wo rst condition shown figure  . off isolation vs. frequency figure  8. crosstalk vs. frequency figure  9. input voltage noise figure 30. closed-loop output impedance
? 2006 fairchild semiconductor corporation 11 www.fairchildsemi.com fhp3194 rev. 1.0.1 fhp3194 4:1 high-speed multiplexer application information circuit diagrams 2 3 4 1 in1 7 5 in3 in4 out sd en a1 a0 in2 logic rf = 475? 6 6.8f -5v 0.1f 6.8f +5v 0.1f 75? 6db (g = 2) configuration 75? 75? 75? 75? rt* rt* *termination resistors (rt = 50?) are optional. rt* rt* 11 12 14 8 9 10 13 rg = 475? figure 31. typical application circuit  db gain (g =  ) 2 3 4 1 in1 7 5 in3 in4 out sd en a1 a0 in2 logic rf = 1.5k 6 6.8f -5v 0.1f 6.8f +5v 0.1f 75? 0db (g = 1) configuration 75? 75? 75? 75? rt* rt* *termination resistors (rt = 50?) are optional. rt* rt* 11 12 14 8 9 10 13 figure 3  . typical application circuit 0db gain (g = 1)
? 2006 fairchild semiconductor corporation 1  www.fairchildsemi.com fhp3194 rev. 1.0.1 fhp3194 4:1 high-speed multiplexer application information general description the fhp3194 4:1 multiplexer has four analog switches that drive the positive input of a high-speed current feedback amplifer. it is designed so that only one channel is on at a time. tie unused inputs to ground. figures 31 and 32 show typical application circuits for the fhp3194 in 6db (g = 2) and 0db (g = 1) confgurations. r f and r g selection the output of the fhp3194 is a current feedback amplifer. the gain of this amplifer is set by two external resistors: r f and r g . the frequency response and closed-loop bandwidth of the current feedback amplifer are highly dependant on the value of r f . for a gain of two , use r f = 475. for other gains, refer to the r f vs . gain plot in figure 3. in general, a lower r f peaks the frequency response and increases bandwidth, while a higher r f will decrease bandwidth and roll off the frequency response. a feedback resistor is required for unity gain (g = 1); the recommended value is 1.5k. a0, a1 the a0 and a1 logic pins are ttl/cmos compatible and are used to select which of the four inputs connects to the output. refer to the truth table on page 2 for more information. channel 1 is selected if both pins are left foating. en , sd the fhp3194 offers both shutdown and disable capability. the en (enable) pin is active low. during disable mode ( en = 1), only the output amplifer is disabled, reducing output glitches and allowing for multiplexer expansion. the fhp3194 is enabled when the en pin is left foating or grounded. the sd (shutdown) pin is active high. during shutdown (sd = 1), the fhp3194 consumes only 2.5ma of supply current. the fhp3194 is enabled when the sd pin is left foating or grounded. supply voltage the fhp3194 operates from a single supply of 5v to 12v or dual supplies of 2.5v to 6.0v. for low supply voltage operation, ensure that the common mode input voltage range (cmir) or output voltage range (v o ) are not exceeded. exceeding the cmir or v o range puts the fhp3194 into an overdrive condition. for example, the typical cmir for the fhp3194 is 3.1v at 5v supply, which means 1.9v of headroom is required from each supply. a t a single 5v supply, the cmir becomes 1.9v to 3.1v. the same theory can be applied to the v out range. driving video the fhp3194 is designed to drive high-speed video. 90mhz 0.1db bandwidth at 2v pp output, 0.02?/0.05% differential gain/phase, and 75ma output current make the fhp3194 suitable for driving standard-defnition, high- defnition, or pc graphics video. driving video with a single 5v supply the fhp3194 drives video signals from a single 5v supply at g = 1 only. at higher gains, the cmir and v o range is not suitable for passing video without clipping the signal. driving capacitive loads the frequency response vs. c l plot in figure 5, illustrates the response of the fhp3194. a small series resistance (r s ) at the output of the amplifer, illustrated in figure 33, improves stability and settling performance. r s values in the frequency response vs. c l plot were chosen to achieve maximum bandwidth with less than 1db of peaking. for maximum fatness, use a larger r s . figure 33. typical topology for driving capacitive loads power dissipation the maximum internal power dissipation allowed is directly related to the maximum junction temperature. if the maximum junction temperature exceeds 150?c for an extended time, device failure may occur. the fhp3194 is short-circuit protected; however, this may not guarantee that the maximum junction temperature (+150?c) is not exceeded under all conditions. rms power dissipation can be calculated using the following equation: power dissipation = i s * (v s+ - v s- ) + (v s+ - v o(rms) ) * i out(rms) where i s is the supply current, v s+ is the positive supply pin voltage, v s- is the negative supply pin voltage, v o(rms) is the rms output voltage, and i out(rms) is the rms output current delivered to the load. follow the maximum power derating curves shown in figure 34 to ensure proper operation. + - r f r g r s c l r l
? 2006 fairchild semiconductor corporation 13 www.fairchildsemi.com fhp3194 rev. 1.0.1 fhp3194 4:1 high-speed multiplexer 1.8 1.4 1.6 1.2 1.0 0.8 0.6 0.4 0.2 maximum power dissipation (w) -40 ambient temperature (c) 0 -20 0 20 40 60 80 soic-14 tssop-14 figure 34. maximum power derating overdrive recovery for an amplifer, an overdrive condition occurs when the output and/or input ranges are exceeded. the recovery time varies based on whether the input or output is overdriven and by how much the ranges are exceeded. the fhp3194 typically recovers in less than 75ns from an overdrive condition. figure 35 shows the fhp3194 in an overdriven condition. 4.5 amplitude (v) 0 time (s) -4.5 -3.5 -2.5 -1.5 -0.5 0.5 1.5 2.5 3.5 0.1 0.3 0.2 0.4 0.5 0.6 0.7 0.8 0.9 1.0 input pos_1v pp input neg_1v pp output pos_av+5 output neg_av+5 figure 35. overdrive recovery layout considerations general layout and supply bypassing play major roles in high-frequency performance. fairchild has evaluation boards to use as a guide for high-frequency layout and as aid in device testing and characterization. follow the guidelines below as a basis for high-frequency layout: include 6.8f and 0.1f ceramic capacitors. place the 6.8f capacitor within 0.75 inches of the power pin. place the 0.1f capacitor within 0.1 inches of the power pin. remove the ground plane under and around the part, especially near the input and output pins and under r f and r g , to reduce parasitic capacitance. minimize all trace lengths to reduce series inductances. for current feedback amplifers, stray capacitance from the inverting input (pin 12) to ground or to the output (pin 13) increases peaking in the ac response. for optimum performance, place r f and r g as close to the fhp3194 as possible. small-size surface-mount resistors are recommended. avoid the use of vias near the device; vias add unwanted inductance. if traces of greater than one inch are required, use stripline or microstrip techniques designed with characteristic impe - dances of 50 or 75 that are properly terminated with impedance-matching elements at each end. refer to the evaluation board layouts for more information. evaluation board information the following evaluation boards are available to aid in the testing and layout of these devices: evaluation board products keb022 fhp3194im14x keb025 fhp3194imtc14x
? 2006 fairchild semiconductor corporation 14 www.fairchildsemi.com fhp3194 rev. 1.0.1 fhp3194 4:1 high-speed multiplexer figure 3  . keb0  top-side figure 3  . keb0  bottom-side figure 38. keb0  5 top-side figure 39. keb0  5 bottom-side v cc v ee pwr r1- 1 75? r1- 2 75? r 2 50? r out 75? r 4 50? r 5 50? r1- 4 75? r3 50? rg 475? rf 475? r1- 3 75? + - + - c2 6.8f c1 6.8f c3 0.1f c4 0.1f a0 in2 in3 in1 in4 a1 en sd out + - + - fhp3194 1 2 3 4 5 6 7 14 13 12 11 10 9 8 ni1 gnd1 ni2 gnd2 ni3 vee ni4 vs+ out vinv sd en a1 a0 *choose r1-1, r1-2, r1-3, r1-4, and r out for proper impedance matching. r2, r3, r4, and r5 are optional. figure 40. fhp3194 schematic diagram
? 2006 fairchild semiconductor corporation 15 www.fairchildsemi.com fhp3194 rev. 1.0.1 fhp3194 4:1 high-speed multiplexer mechanical dimensions figure 41. soic-14 package
? 2006 fairchild semiconductor corporation 1  www.fairchildsemi.com fhp3194 rev. 1.0.1 fhp3194 4:1 high-speed multiplexer mechanical dimensions figure 4  . tssop-14 package
rev . i20 www.fairchildsemi.com ?2006 fairchild semiconductor corporation fhp3194 4:1 high-speed multiplexer


▲Up To Search▲   

 
Price & Availability of FHP31940610

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X