![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
p roduct s pecifications mobile liquid crystal displays group lq03d0 tft-lcd module spec. issue date: may 20, 2005 no: lcp-05007
records of revision "$! #>!&&' (% #> !% no. page summary note 2005.05.18 lcp-5007 - - 1 st issue lcp-05007-1 notice this publication is the proprietary of sharp and is copyrighted, with all rights reserved. under the copyright laws, no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical for any purpose, in whole or in part, without the express written permission of shar p express written permission is also required before any use of this publication may be made by a third party. the application circuit examples in this publication are provid ed to explain the representative applications of sharp?s devices and are not intended to guarantee any circuit design or permit any industrial property right or other rights to be executed. sh arp takes no responsibility for any problems related to any industrial property right or a third party resulting from the use of sharp?s devices, except for those resulting directly from device manufacturing processes. in the absence of confirmation by device specification sheets, sharp takes no responsibility for any defects that occur in equipment using any of sharp?s devices, shown in catalogs, data books, etc. contact sharp in order to obtain the latest device specification sheets before using any sharp?s device. sharp reserves the right to make changes in the specifications, characteristics, data, materials, structures and other contents described herein at any time without notice in order to improve design or reliability. contact sharp in order to obtain the lat est specification sheets before using any sharp?s device. manufactur ing locations are also subject to change without notice. observe the following points when using any device in this pub lication. sharp takes no responsibility for damage caused by improper use of the devices. the appropriate design measures should be taken to ensure reliability and safety when sharp?s devices are used for equipment such as: ? transportation control and safety equipment (i.e., aircraft, trains, automobiles, etc.) ? traffic signals ? gas leakage sensor breakers ? alarm equipment ? various safety devices etc. sharp?s devices shall not be used for equipment that requires extremely high level of reliability, such as: ? military and space applications ? nuclear power control equipment ? medical equipment for life support contact a sharp representative, in advance, when intending to use sharp?s devices for any ?speci fic? applications other than those recommended by sharp. contact and consult with a sharp representative if there ar e any questions about the contents of this publication. - $ 1 (1) application this literature applies to LQ038Q7DB03R. (2) overview this module is a color reflective and active matrix lcd module incorporating amorphous silicon tft (thin film transistor), named ad-tft(advanced tft). it is composed of a color tft-lcd panel, driver ics, an fpc, a back light, and a back sealed casing. it isn?t composed control circuit. graphics and texts can be displayed on a 240 3 320 dots panel with 262,144 colors by supplying. optimum view angle is 6 o?clock. an inverted display mode is selective in the vertical or the horizontal direction. 3 mechanical specifications table 1 parameter specifications units remarks screen size (diagonal) 9.54 [3.78 z ] diagonal cm display active area 57.6 h 76.8 v mm touch panel active area 57.9 h 77.8 v mm pixel format 240(h) 320(v) (1 pixel = r+g+b dots) pixels pixel pitch 0.24 h 0.24 v mm pixel configuration r,g,b vertical stripe unit outline dimension 69.0(w) 88.6(h) 3.4(d) mm 2 note3-1 3 mass 42 6 surface hardness (touch panel) 3h 2 note 3-1 3 excluding fpc. for detailed measurements and tolerances, please refer to fig. 1. (4)pixel configuration display area fpc (240,1) (1,1) (240,320) (1,320) r g b - $ 1 (5)input/output terminal 5-1)tft-lcd panel driving section table2 pin no. symbol i/o description remarks 1 dgnd ground(digital) 2 v sha power supply(analog) 3 nc 4 v shd power supply of digital 5 v dd power supply of gate driver(high level) 6 nc 7 v ee power supply of gate driver(low level) 8 nc 9 v com i common electrode driving signal 2 note5-1 3 10 v com i common electrode driving signal 2 note5-1 3 11 v ss power supply of gate driver(logic low) 12 v cc power supply of gate driver(logic high) 13 nc 14 r0 i red data signal(lsb) 15 r1 i red data signal 16 r2 i red data signal 17 r3 i red data signal 18 r4 i red data signal 19 r5 i red data signal(msb) 20 g0 i green data signal(lsb) 21 g1 i green data signal 22 g2 i green data signal 23 g3 i green data signal 24 g4 i green data signal 25 g5 i green data signal(msb) 26 b0 i blue data signal(lsb) 27 b1 i blue data signal 28 b2 i blue data signal 29 b3 i blue data signal 30 b4 i blue data signal 31 b5 i blue data signal(msb) 32 v0 i standard voltage to generate gray scale voltage 33 v1 i standard voltage to generate gray scale voltage 34 v2 i standard voltage to generate gray scale voltage 35 v3 i standard voltage to generate gray scale voltage 36 v4 i standard voltage to generate gray scale voltage 37 nc - $ 1 pin no. symbol i/o description remarks 38 nc 39 nc 40 agnd ground(analog) 41 nc 42 nc 43 nc 44 dclk i data sampling clock signal 45 spl i/o sampling start signal 46 lp i data latch signal of source driver 47 cls i clock signal of gate driver 48 sps i start signal of gate driver 49 ps i power save signal 50 nc 51 mod i control signal of gate driver 2 note5-2 3 52 mod i control signal of gate driver 2 note5-2 3 53 u/l i selection for vertic al scanning direction 2 note5-3 3 54 lbr i selection for horizo ntal scanning direction 2 note5-4 3 55 dgnd ground(digital) 56 spr i/o sampling start signal 57 led+ power supply for led (high voltage) 58 led+ power supply for led (high voltage) 59 led power supply for led (low voltage) 60 led power supply for led (low voltage) 61 agnd ground(analog) 2 note5-1 3 see section(7-1)-(a) and 2 note 7-8 3 2 note5-2 3 see section(7-1)-(a) ? t cautions when you turn on or off the power supply?. 2 note5-3 3 selection for vertical scanning direction u/l scanning direction (pixel configuration) high normal scanning ( x , 1 ) a ( x , 320 ) low inverted scanning ( x , 1) ? ( x , 320) 2 note5-4 3 selection for horizontal scanning direction lbr spl spr scanning direction (pixel configuration) high input output normal scanning (1,y) (240,y) low output input inverted scanning (1,y) (240,y) - $ 1 (6)absolute maximum ratings table 4 parameter symbol condition ratings unit remark power supply(source/analog) v sha ta=25 ? 0.3 ? +7.0 v power supply(source/digital) v shd ta=25 ? 0.3 ? +7.0 v power supply (gate) v dd ta=25 ? 0.3 ? +35.0 v power supply (gate) v ee v ss ta=25 ? 0.3 ? +35.0 v power supply (gate) v cc v ss ta=25 ? 0.3 ? +7.0 v power supply (gate) v dd v ee (v ss ) ta=25 ? 0.3 ? +35.0 v input voltage (analog) v ia ta=25 ? 0.3 ? v sha +0.3 v [terminal ? ] input voltage (digital) v id ta=25 ? 0.3 ? v shd +0.3 v [terminal ? ] operating temperature (panel surface ) opp 0 ? 50 ? 2 note6-1 3 storage temperature ) stg 25 ? 70 ? 2 note6-1 3 [terminal ? ] v0,v1,v2,v3,v4 [terminal ? ] mod,u/l,sps,cls,spl,r0 ? r5,g0 ? g5,b0 ? b5,lp,dclk,lbr,spr,ps 2 note6-1 3 humidity: 95%rh max.(at ta ? 40 ? ). maximum wet-bulb temperature is less than 39 ? (at ta > 40 ? ). condensation of dew must be avoided. (7)electrical characteristics 7-1)recommended operating conditions a) tft-lcd panel driving section table 6 gnd=0v parameter symbol min. typ. max. unit remarks supply voltage for source driver (analog) v sha +4.5 +5.0 +5.5 v supply voltage for source driver (digital) v shd +3.0 +3.3 +3.6 v standard input voltage v0 ? v4 0 v sha v 2 note 7-1 3 high voltage v dd +14.5 +15.0 +15.5 v logic high voltage v cc vss+vshd 0.1 vss+vshd vss+vshd 0.1 v 2 note 7-2 3 logic low voltage v ss 14.3 15.0 15.7 v low voltage (ac) v eeac v comac vp-p 2 note 7-3 3 supply voltage for gate driver low voltage (dc) v eedc 9.5 9.0 8.5 v 2 note 7-3 3 input voltage for source driver (low) v ils gnd 0.2v shd v 2 note 7-4 3 input voltage for source driver (high) v ihs 0.8v shd v shd v 2 note 7-4 3 input current for source driver (low) i ils 30 a 2 note 7-4 3 i ihs1 30 a 2 note 7-5 3 input current for source driver (high) i ihs2 1200 a 2 note 7-6 3 input voltage for gate driver (low) v ilg gnd 0.2v shd v 2 note 7-7 3 input voltage for gate driver (high) v ihg 0.8v shd v shd v 2 note 7-7 3 input current for gate driver (low) i ilg 4 a 2 note 7-7 3 input current for gate driver (high) i ihg 4 a 2 note 7-7 3 common electrode ac component v comac ? 2.5 ? 2.6 vp-p 2 note 7-8 3 driving signal dc component v comdc +0.1 +1.1 +2.1 v 2 note 7-8 3 - $ 1 t cautions when you turn on or off the power supply ? turn on or off the power supply with simultaneously or the following sequence. turn on ? v shd v sha v ss v cc v ee v dd turn off ? v dd v ee v cc v ss v sha v shd ? the input signal of ?mod? terminals(pin no.51 an d no.52) must be low voltage when turning on the power supply, and it is held until mo re than double vert ical periods after v cc is turned on completely. after then, it must be held high vo ltage until turning off the power supply.(connect pin no.51 and no.52 terminals to the same signal.) 2 note 7-1 3 these are standard input voltages for gray scale. when v com is alternated polarity, these voltage should be alternated polari ty. v0(black) is different pola rity alternating signal of v com . v4(white) is the same polarity alternating signal of v com . center voltage of each standard input voltage shift positive way for lcd characteristics (v0 v1 v2 v3 v4). this sift amount is adjusted so as to no flicker of each standard input voltage after dc bias voltage of v com and v0 is adjusted. 2 note 7-2 3 it must be kept that 3.0v ? (v cc -v ss ) ? 3.6v. 2 note 7-3 3 the same phase and amplitude with v com . v eedc is center of v ee . 2 note 7-4 3 dclk,spl,spr,lbr,lp,ps,r0 ? r5,g0 ? g5 and b0 ? b5 terminals are applied. 2 note 7-5 3 dclk,spl,spr,lbr,lp,r0 ? r5,g0 ? g5 and b0 ? b5 terminals are applied. 2 note 7-6 3 ps terminal is applied. 2 note 7-7 3 mod,cls,sps and u/l terminals are applied. 2 note 7-8 3 v comac should be alternated on v comdc every 1 horizontal period and 1 vertical period. v comdc bias is adjusted so as to minimize flicker or maximum contrast every each module . b) back light driving section table 7 ta=25 ? parameter symbol min typ max units remarks terminal led voltage v l 32.4 36.0 v led current i l 15 20 < a power consumption w l 486 720 mw 2 note 7-9 3 2 note 7-9 3 calculated reference value(i l v l ) - $ 1 7-2) timing characteristics of input signals table 8 ac characteristics (1) (v sha =+5v, v shd =+3.3v, ta=25 ? ) parameter symbol min. typ. max. unit remark clock frequency of source driver f ck 4.5 6.8 mhz rising time of clock tcr 20 ns falling time of clock tcf 20 ns pulse width (high level) tcwh 40 ns pulse width (low level) tcwl 40 ns dclk frequency of start pulse fsp 16.5 28 khz setup time of start pulse tsusp 15 ns hold time of start pulse thsp 10 ns pulse width of start pulse twsp 1.5/f ck ns spl,spr 2 note 7-10 3 setup time of latch pulse tsulp 20 ns hold time of latch pulse thlp 20 ns lp pulse width of latch pulse twlp 60 ns setup time of ps tsups 0 s source driver hold time of ps thps 0 s ps set up time of data tsud 15 ns hold time of data thd 10 ns r0 ? r5,g0 ? g5 ,b0 ? b5 clock frequency fcls 16.5 28 khz pulse width of clock(low) twlcls 5 (1/fclk)-30 s pulse width of clock(high) twhcls 30 s rising time of clock trcls 100 ns falling time of clock tfcls 100 ns setup time of clock tsucls 3 s hold time of clock thcls 0 s cls frequency of start pulse fsps 50 86 hz setup time of start pulse tsu 100 ns hold time of start pulse th 300 ns rising time of start pulse trsp 100 ns gate driver falling time of start pulse tfsp 100 ns sps setup time of vcom tsuvcom 3 s vcom hold time of vcom thvcom 1 s vcom 2 note 7-10 3 there must be only one up-edge of dclk (includes tsusp and thsp time) in the period of spl=?hi?. - $ 1 fig.(a) horizontal timing chart 5 x m q 5 t v t q 5 i t q o |