View M374S3323ETU-C7A_3017411.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram sdram unbuffered module 168pin unbuffered module based on 128mb e-die 62/72-bit non ecc/ecc revision 1.3 february. 2004
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram revision history revision 1.0 (november., 2002) - first release revision 1.1 (may, 2003) - merged spec. revision 1.2 (june, 2003) - correct typo . revision 1.3 (february, 2004) - correct typo .
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram 168pin unbuffered dimm base d on 128mb e-die (x8, x16) ordering information operating frequencies part number density organization component composition component package height m366s0924ets-c7a 64mb 8m x 64 8mx16(k4s281632e) * 4ea 54-tsopii 1,000mil m366s1723ets-c7a 128mb 16m x 64 16mx8(k4s280832e) * 8ea 54-tsopii 1,375mil m366s1723etu-c7a 128mb 16m x 64 16mx8(k4s280832e) * 8ea 54-tsopii 1,125mil m374s1723ets-c7a 128mb 16m x 72 16mx8(k4s280832e) * 9ea 54-tsopii 1,375mil m374s1723etu-c7a 128mb 16m x 72 16mx8(k4s280832e) * 9ea 54-tsopii 1,125mil m366s3323ets-c7a 256mb 32m x 64 16mx8(k4s280832e)*16ea 54-tsopii 1,375mil m366s3323etu-c7a 256mb 32m x 64 16mx8(k4s280832e)*16ea 54-tsopii 1,125mil m374s3323ets-c7a 256mb 32m x 72 16mx8(k4s280832e)*18ea 54-tsopii 1,375mil M374S3323ETU-C7A 256mb 32m x 72 16mx8(k4s280832e)*18ea 54-tsopii 1,125mil - 7a @cl3 @cl2 maximum clock frequency 133mhz(7.5ns) 100mhz(10ns) cl-trcd-trp(clock) 3 - 3 - 3 2 - 2 - 2 feature ? burst mode operation ? auto & self refresh capability (4096 cycles/64ms) ? lvttl compatible inputs and outputs ? single 3.3v 0.3v power supply ? mrs cycle with address key program s latency (access from column address) burst length (1, 2, 4, 8 & full page) data scramble (sequential & interleave) ? all inputs are sampled at the pos itive going edge of the system clock ? serial presence detect with eeprom
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram * samsung electronics co., ltd. re serves the right to change products and specifications without notice. pin configurations (front side/back side) pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 front vss dq0 dq1 dq2 dq3 vdd dq4 dq5 dq6 dq7 dq8 vss dq9 dq10 dq11 dq12 dq13 vdd dq14 dq15 cb0 cb1 vss nc nc vdd we dqm0 pin 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 front dqm1 **cs0 du vss a0 a2 a4 a6 a8 a10/ap ba1 vdd vdd **clk0 vss du **cs2 dqm2 dqm3 du vdd nc nc cb2 cb3 vss dq16 dq17 pin 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 front dq18 dq19 vdd dq20 nc *vref **cke1 vss dq21 dq22 dq23 vss dq24 dq25 dq26 dq27 vdd dq28 dq29 dq30 dq31 vss **clk2 nc nc sda scl vdd pin 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 back vss dq32 dq33 dq34 dq35 vdd dq36 dq37 dq38 dq39 dq40 vss dq41 dq42 dq43 dq44 dq45 vdd dq46 dq47 cb4 cb5 vss nc nc vdd cas dqm4 pin 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 back dqm5 **cs1 ras vss a1 a3 a5 a7 a9 ba0 a11 vdd **clk1 *a12 vss **cke0 **cs3 dqm6 dqm7 *a13 vdd nc nc cb6 cb7 vss dq48 dq49 pin 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 back dq50 dq51 vdd dq52 nc *vref rege vss dq53 dq54 dq55 vss dq56 dq57 dq58 dq59 vdd dq60 dq61 dq62 dq63 vss **clk3 nc sa0 sa1 sa2 vdd pin description pin name function pin name function a0 ~ a11 address input (multiplexed) dqm0 ~ 7 dqm ba0 ~ ba1 select bank v dd power supply (3.3v) dq0 ~ dq63 data input/output v ss ground cb0 ~ cb7 check bit (data-in/data-out) v ref power supply for reference clk0 ~ 3 clock input rege register enable cke0, cke1 clock enable input sda serial data i/o cs0 ~ cs3 chip select input scl serial clock ras row address strobe sa0 ~ 2 address in eeprom cas colume address strobe du don t use we write enable nc no connection 1. * these pins are not used in this module. 2. pins 82,83,165,166,167 should be nc in the system which does not support spd. 3. pins 21,22,52,53,10 5,106,136,137are used only ecc(x72) module. 4. ** about these pins, refer to the block diagram of each. note :
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram pin configuration description pin name input function clk system clock active on the positive going edge to sample all inputs. cs chip select disables or enables device operation by masking or enabling all inputs except clk, cke and dqm cke clock enable masks system clock to freeze oper ation from the next clock cycle. cke should be enabled at least one cycle prior to new command. disable input buffers for power down in standby. cke should be enabled 1clk+tss prior to valid command. a0 ~ a11 address row/column addresses are multiplexed on the same pins. row address : ra0 ~ ra11 column address : (x8 : ca0 ~ ca9), (x16 : ca0 ~ ca8) ba0 ~ ba1 bank select address selects bank to be activated during row address latch time. selects bank for read/write during column address latch time. ras row address strobe latches row addresses on the posit ive going edge of the clk with ras low. enables row access & precharge. cas column address strobe latches column addresses on the positive going edge of the clk with cas low. enables column access. we write enable enables write operation and row precharge. latches data in starting from cas , we active. dqm0 ~ 7 data input/output mask makes data output hi-z, t shz after the clock and masks the output. blocks data input when dqm active. (byte masking) rege register enable the device operates in the tr ansparent mode when rege is low. when rege is high, the device operates in the registered mode. in registered mode, the address and con- trol inputs are latched if clk is held at a hi gh or low logic level. the inputs are stored in the latch/flip-flop on the rising edge of clk. rege is tied to v dd through 10k ohm resistor on pcb. so if rege of module is floating, this module will be operated as reg- istered mode. dq0 ~ 63 data input/output data inputs/outputs are multiplexed on the same pins. cb0 ~ 7 check bit check bits for ecc. v dd /v ss power supply/ground power and ground for the input buffers and the core logic.
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram 64mb, 8mx64 module (m366s0924ets) (populated as 1 bank of x16 sdram module) functional block diagram dqm4 cs0 dqm0 dqm1 u0 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq8 dq9 dq10 dq11 dq12 dq13 dq14 dq15 dq8 dq9 dq10 dq11 dq12 dq13 dq14 dq15 ldqm cs udqm dqm5 u2 dq32 dq33 dq34 dq35 dq36 dq37 dq38 dq39 dq40 dq41 dq42 dq43 dq44 dq45 dq46 dq47 ldqm cs udqm a0 ~ a11, ba0 & 1 cke0 ras cas we sdram u0 ~ u3 sdram u0 ~ u3 sdram u0 ~ u3 sdram u0 ~ u3 sdram u0 ~ u3 10 ? dqn every dqpin of sdram dqm6 cs2 dqm2 dqm3 u1 ldqm cs udqm dqm7 u3 ldqm cs udqm v dd vss two 0.1uf per each sdram to a l l s d r a m s capacitors clk1/3 u0/u2 10 ? clk0/2 10 ? u1/u3 ? ? ? ? ? ? 15pf ? 10pf serial pd sda scl a1 a2 a0 sa1 sa2 sa0 wp 47k ? dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq8 dq9 dq10 dq11 dq12 dq13 dq14 dq15 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq8 dq9 dq10 dq11 dq12 dq13 dq14 dq15 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq8 dq9 dq10 dq11 dq12 dq13 dq14 dq15 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq16 dq17 dq18 dq19 dq20 dq21 dq22 dq23 dq24 dq25 dq26 dq27 dq28 dq29 dq30 dq31 dq48 dq49 dq50 dq51 dq52 dq53 dq54 dq55 dq56 dq57 dq58 dq59 dq60 dq61 dq62 dq63
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram functional block diagram 128mb, 16mx64 non ecc mo dule (m366s1723ets(u)) ( populated as 1 bank of x8 sdram module ) v dd vss a0 ~ a11, ba0 & 1 cke0 ras cas we sdram u0 ~ u7 sdram u0 ~ u7 sdram u0 ~ u7 sdram u0 ~ u7 sdram u0 ~ u7 10 ? dqn every dqpin of sdram dqm0 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 u0 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dqm cs cs0 u4 dq32 dq33 dq34 dq35 dq36 dq37 dq38 dq39 dqm cs dqm1 u1 dq8 dq9 dq10 dq11 dq12 dq13 dq14 dq15 dqm cs u5 dq41 dq41 dq42 dq43 dq44 dq45 dq46 dq47 dqm cs dqm5 dqm4 dqm2 u2 dq16 dq17 dq18 dq19 dq20 dq21 dq22 dq23 dqm cs cs2 u6 dqm cs dqm3 u3 dq24 dq25 dq26 dq27 dq28 dq29 dq30 dq31 dqm cs u7 dq56 dq57 dq58 dq59 dq60 dq61 dq62 dq63 dqm cs dqm7 dqm6 ? ? ? ? ? ? one 0.1uf and one 0.22 uf cap. per each sdram to all sdrams serial pd sda scl a1 a2 a0 sa1 sa2 sa0 wp 47k ? clk1/3 10 ? 10pf u0/u2 u4/u6 10 ? clk0/2 u1/u3 u5/u7 3.3pf *1 ? ? ? dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq48 dq49 dq50 dq51 dq52 dq53 dq54 dq55 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram functional block diagram 128mb, 16mx72 ecc module (m374s1723ets(u)) (populated as 1 bank of x8 sdram module) dqm1 dqm5 dqm3 dqm2 cs2 v dd vss one 0.1uf and one 0.22 uf cap. per each sdram to all sdrams a0 ~ a11, ba0 & 1 cke0 ras cas we sdram u0 ~ u8 sdram u0 ~ u8 sdram u0 ~ u8 sdram u0 ~ u8 sdram u0 ~ u8 10 ? dqn every dqpin of sdram dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 u0 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dqm cs u5 dq32 dq33 dq34 dq35 dq36 dq37 dq38 dq39 dqm cs u1 dq8 dq9 dq10 dq11 dq12 dq13 dq14 dq15 dqm cs u6 dq40 dq41 dq42 dq43 dq44 dq45 dq46 dq47 dqm cs u2 cb0 cb1 cb2 cb3 cb4 cb5 cb6 cb7 dqm cs u7 dq48 dq49 dq50 dq51 dq52 dq53 dq54 dq55 dqm cs u3 dq16 dq17 dq18 dq19 dq20 dq21 dq22 dq23 dqm cs u8 dq56 dq57 dq58 dq59 dq60 dq61 dq62 dq63 dqm cs u4 dq24 dq25 dq26 dq27 dq28 dq29 dq30 dq31 dqm cs dqm0 cs0 dqm4 dqm6 dqm7 ? ? ? ? ? ? clk1/3 10 ? 10pf u0/u3 u5/u7 10 ? clk0/2 u1/u4 u6/u8 3.3pf *1 ? ? ? ? u2 *1 : for 4 loads, clk2 only. serial pd sda scl a1 a2 a0 sa1 sa2 sa0 wp 47k ? dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram functional block diagram 256mb, 32mx64 non ecc mo dule (m366s3323ets(u)) (populated as 2 bank of x8 sdram module) a0 ~ a11, ba0 & 1 cke0 ras cas we sdram u0 ~ u15 sdram u0 ~ u15 sdram u0 ~ u15 sdram u0 ~ u15 sdram u0 ~ u7 10 ? dqn every dqpin of sdram dqm0 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 u0 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dqm cs cs0 u4 dq32 dq33 dq34 dq35 dq36 dq37 dq38 dq39 dqm cs dqm1 u1 dq8 dq9 dq10 dq11 dq12 dq13 dq14 dq15 dqm cs u5 dq40 dq41 dq42 dq43 dq44 dq45 dq46 dq47 dqm cs dqm5 dqm4 dqm2 u2 dq16 dq17 dq18 dq19 dq20 dq21 dq22 dq23 dqm cs cs2 u6 dq48 dq49 dq50 dq51 dq52 dq53 dq54 dq55 dqm cs dqm3 u3 dq24 dq25 dq26 dq27 dq28 dq29 dq30 dq31 dqm cs u7 dq56 dq57 dq58 dq59 dq60 dq61 dq62 dq63 dqm cs dqm7 dqm6 u8 dqm cs u9 dqm cs u10 dqm cs u11 dqm cs u12 dqm cs u13 dqm cs u14 dqm cs u15 dqm cs cs1 cs3 cke1 sdram u8 ~ u15 10k ? v dd v dd vss two 0.1uf capacitors per each sdram to all sdrams ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? u0/u1/u2/u3 u4/u5/u6/u7 10 ? clk0/1/2/3 u8/u9/u10/u11 u12/u13/u14/u15 3.3pf ? ? ? ? serial pd sda scl a1 a2 a0 sa1 sa2 sa0 wp 47k ? dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram functional block diagram 256mb, 32mx72 ecc module (m374s3323ets(u)) (populated as 2 bank of x8 sdram module) a0 ~ a11, ba0 & 1 cke0 ras cas we sdram u0 ~ u17 sdram u0 ~ u17 sdram u0 ~ u17 sdram u0 ~ u17 sdram u0 ~ u8 10 ? dqn every dqpin of sdram cke1 sdram u9 ~ u17 10k ? v dd dqm1 dqm5 dqm3 dqm2 cs2 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 u0 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dqm cs u5 dq32 dq33 dq34 dq35 dq36 dq37 dq38 dq39 dqm cs u1 dq8 dq9 dq10 dq11 dq12 dq13 dq14 dq15 dqm cs u6 dq40 dq41 dq42 dq43 dq44 dq45 dq46 dq47 dqm cs u2 cb0 cb1 cb2 cb3 cb4 cb5 cb6 cb7 dqm cs u7 dq48 dq49 dq50 dq51 dq52 dq53 dq54 dq55 dqm cs u3 dq16 dq17 dq18 dq19 dq20 dq21 dq22 dq23 dqm cs u8 dq56 dq57 dq58 dq59 dq60 dq61 dq62 dq63 dqm cs u4 dq24 dq25 dq26 dq27 dq28 dq29 dq30 dq31 dqm cs dqm0 cs0 dqm4 dqm6 dqm7 u9 dqm cs u10 dqm cs u11 dqm cs u14 dqm cs u15 dqm cs u16 dqm cs u17 dqm cs u12 dqm cs u13 dqm cs cs1 cs3 v dd vss two 0.1uf capacitors per each sdram to all sdrams ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? u1/u3/u0/u4 u6/u7/u5/u8 10 ? clk0/1/2/3 u10/u12/u9/u13 u15/u16/u14/u17 3.3pf *1 ? ? ? ? u2/u11 *1 : for 4 loads, clk2 & clk3 only. serial pd sda scl a1 a2 a0 sa1 sa2 sa0 wp 47k ? dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 dq4 dq5 dq6 dq7
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram absolute maximum ratings parameter symbol value unit voltage on any pin relative to vss v in , v out -1.0 ~ 4.6 v voltage on v dd supply relative to vss v dd , v ddq -1.0 ~ 4.6 v storage temperature t stg -55 ~ +150 c power dissipation p d 1.0 * # of component w short circuit current i os 50 ma permanent device damage may occur if "abso lute maximum ratings" are exceeded. functional operation should be restri cted to recommended operating condition. exposure to higher than recommended voltage for extended per iods of time could af fect device reliability. note : dc operating conditions and characteristics recommended operating conditions (voltage referenced to v ss = 0v, t a = 0 to 70 c) parameter symbol min typ max unit note supply voltage v dd 3.0 3.3 3.6 v input high voltage v ih 2.0 3.0 v ddq +0.3 v 1 input low voltage v il -0.3 0 0.8 v 2 output high voltage v oh 2.4 - - v i oh = -2ma output low voltage v ol --0.4vi ol = 2ma input leakage current i li -10 - 10 ua 3 capacitance (v dd = 3.3v, t a = 23 c, f = 1mhz, v ref = 1.4v 200 mv) parameter sym- bol m366s0924ets m366s1723ets(u) m366s3323ets(u) unit min max min max min max input capacitance (a 0 ~ a 11 ) input capacitance (ras , cas , we ) input capacitance (cke) input capacitance (clk) input capacitance (cs ) input capacitance (dqm0 ~ dqm7) data input/output capacitance (dq0 ~ dq63) c in1 c in2 c in3 c in4 c in5 c in6 c out 15 15 15 10 10 8 9 25 25 25 13 15 10 12 25 25 25 15 15 8 9 45 45 45 21 25 12 12 45 45 25 15 15 10 13 85 85 45 21 25 15 18 pf pf pf pf pf pf pf 1. v ih (max) = 5.6v ac.the over shoot voltage duration is 3ns. 2. v il (min) = -2.0v ac. the undershoot voltage duration is 3ns. 3. any input 0v v in v ddq . input leakage currents include hi-z output leakage for all bi-directional buffers with tri-state outputs. notes : pin sym- bol m374s1723ets(u) m374s3323ets(u) unit min max min max input capacitance (a 0 ~ a 11 ) input capacitance (ras , cas , we ) input capacitance (cke) input capacitance (clk) input capacitance (cs ) input capacitance (dqm0 ~ dqm7) data input/output capacitance (dq0 ~ dq63 c in1 c in2 c in3 c in4 c in5 c in6 c out 28 28 28 18 18 8 9 50 50 50 25 30 10 12 50 50 28 18 18 13 13 95 95 50 25 30 20 18 pf pf pf pf pf pf pf
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram dc characteristics (recommended operating conditi on unless otherwise noted, t a = 0 to 70 c) parameter symbol test condition version unit note -7a operating current (one bank active) i cc1 burst length = 1 t rc t rc (min) i o = 0 ma 400 ma 1 precharge standby current in power-down mode i cc2 p cke v il (max), t cc = 10ns 8 ma i cc2 ps cke & clk v il (max), t cc = 8 precharge standby current in non power-down mode i cc2 n cke v ih (min), cs v ih (min), t cc = 10ns input signals are changed one time during 20ns 80 ma i cc2 ns cke v ih (min), clk v il (max), t cc = input signals are stable 40 active standby current in power-down mode i cc3 p cke v il (max), t cc = 10ns 20 ma i cc3 ps cke & clk v il (max), t cc = 20 active standby current in non power-down mode (one bank active) i cc3 n cke v ih (min), cs v ih (min), t cc = 10ns input signals are changed one time during 20ns 120 ma i cc3 ns cke v ih (min), clk v il (max), t cc = input signals are stable 100 ma operating current (burst mode) i cc4 i o = 0 ma page burst 4banks activated t ccd = 2clks 560 ma 1 refresh current i cc5 t rc t rc (min) 800 ma 2 self refresh current i cc6 cke 0.2v c 8 ma m366s0924ets (8m x 64, 64mb module) (recommended operating condition unless otherwise noted, t a = 0 to 70 c) parameter symbol test condition version unit note -7a operating current (one bank active) i cc1 burst length = 1 t rc t rc (min) i o = 0 ma 720 ma 1 precharge standby current in power-down mode i cc2 p cke v il (max), t cc = 10ns 16 ma i cc2 ps cke & clk v il (max), t cc = 16 precharge standby current in non power-down mode i cc2 n cke v ih (min), cs v ih (min), t cc = 10ns input signals are changed one time during 20ns 160 ma i cc2 ns cke v ih (min), clk v il (max), t cc = input signals are stable 80 active standby current in power-down mode i cc3 p cke v il (max), t cc = 10ns 40 ma i cc3 ps cke & clk v il (max), t cc = 40 active standby current in non power-down mode (one bank active) i cc3 n cke v ih (min), cs v ih (min), t cc = 10ns input signals are changed one time during 20ns 240 ma i cc3 ns cke v ih (min), clk v il (max), t cc = input signals are stable 200 ma operating current (burst mode) i cc4 i o = 0 ma page burst 4banks activated t ccd = 2clks 880 ma 1 refresh current i cc5 t rc t rc (min) 1600 ma 2 self refresh current i cc6 cke 0.2v c 16 ma m366s1723ets(u) (16m x 64, 128mb module) notes : 1. measured with outputs open. 2. refresh period is 64ms.
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram m374s1723ets(u) (16m x 72, 128mb module) dc characteristics (recommended operating conditi on unless otherwise noted, t a = 0 to 70 c) parameter symbol test condition version unit note -7a operating current (one bank active) i cc1 burst length = 1 t rc t rc (min) i o = 0 ma 810 ma 1 precharge standby current in power-down mode i cc2 p cke v il (max), t cc = 10ns 18 ma i cc2 ps cke & clk v il (max), t cc = 18 precharge standby current in non power-down mode i cc2 n cke v ih (min), cs v ih (min), t cc = 10ns input signals are changed one time during 20ns 180 ma i cc2 ns cke v ih (min), clk v il (max), t cc = input signals are stable 90 active standby current in power-down mode i cc3 p cke v il (max), t cc = 10ns 45 ma i cc3 ps cke & clk v il (max), t cc = 45 active standby current in non power-down mode (one bank active) i cc3 n cke v ih (min), cs v ih (min), t cc = 10ns input signals are changed one time during 20ns 270 ma i cc3 ns cke v ih (min), clk v il (max), t cc = input signals are stable 225 ma operating current (burst mode) i cc4 i o = 0 ma page burst 4banks activated t ccd = 2clks 990 ma 1 refresh current i cc5 t rc t rc (min) 1800 ma 2 self refresh current i cc6 cke 0.2v c 18 ma (recommended operating condition unless otherwise noted, t a = 0 to 70 c) parameter symbol test condition version unit note -7a operating current (one bank active) i cc1 burst length = 1 t rc t rc (min) i o = 0 ma 960 ma 1 precharge standby current in power-down mode i cc2 p cke v il (max), t cc = 10ns 32 ma i cc2 ps cke & clk v il (max), t cc = 32 precharge standby current in non power-down mode i cc2 n cke v ih (min), cs v ih (min), t cc = 10ns input signals are changed one time during 20ns 320 ma i cc2 ns cke v ih (min), clk v il (max), t cc = input signals are stable 160 active standby current in power-down mode i cc3 p cke v il (max), t cc = 10ns 80 ma i cc3 ps cke & clk v il (max), t cc = 80 active standby current in non power-down mode (one bank active) i cc3 n cke v ih (min), cs v ih (min), t cc = 10ns input signals are changed one time during 20ns 480 ma i cc3 ns cke v ih (min), clk v il (max), t cc = input signals are stable 400 ma operating current (burst mode) i cc4 i o = 0 ma page burst 4banks activated t ccd = 2clks 1120 ma 1 refresh current i cc5 t rc t rc (min) 1840 ma 2 self refresh current i cc6 cke 0.2v c 32 ma m366s3323ets(u) (32m x 64, 256mb module) notes : 1. measured with outputs open. 2. refresh period is 64ms.
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram (recommended operating conditi on unless otherwise noted, t a = 0 to 70 c) parameter symbol test condition version unit note -7a operating current (one bank active) i cc1 burst length = 1 t rc t rc (min) i o = 0 ma 1080 ma 1 precharge standby current in power-down mode i cc2 p cke v il (max), t cc = 10ns 36 ma i cc2 ps cke & clk v il (max), t cc = 36 precharge standby current in non power-down mode i cc2 n cke v ih (min), cs v ih (min), t cc = 10ns input signals are changed one time during 20ns 360 ma i cc2 ns cke v ih (min), clk v il (max), t cc = input signals are stable 180 active standby current in power-down mode i cc3 p cke v il (max), t cc = 10ns 90 ma i cc3 ps cke & clk v il (max), t cc = 90 active standby current in non power-down mode (one bank active) i cc3 n cke v ih (min), cs v ih (min), t cc = 10ns input signals are changed one time during 20ns 540 ma i cc3 ns cke v ih (min), clk v il (max), t cc = input signals are stable 450 ma operating current (burst mode) i cc4 i o = 0 ma page burst 4banks activated t ccd = 2clks 1260 ma 1 refresh current i cc5 t rc t rc (min) 2070 ma 2 self refresh current i cc6 cke 0.2v c 36 ma m374s3323ets(u) (32m x 74, 256mb module) notes : 1. measured with outputs open. 2. refresh period is 64ms. dc characteristics
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram 3.3v 1200 ? 870 ? output 50pf v oh (dc) = 2.4v, i oh = -2ma v ol (dc) = 0.4v, i ol = 2ma vtt = 1.4v 50 ? output 50pf z0 = 50 ? (fig. 2) ac output load circuit (fig. 1) dc output load circuit ac operating test conditions (v dd = 3.3v 0.3v, t a = 0 to 70 c) parameter value unit ac input levels (vih/vil) 2.4/0.4 v input timing measurement reference level 1.4 v input rise and fall time tr/tf = 1/1 ns output timing measurement reference level 1.4 v output load condition see fig. 2 operating ac parameter notes : (ac operating conditions unless otherwise noted) parameter symbol version unit note - 7a row active to row active delay t rrd (min) 15 ns 1 ras to cas delay t rcd (min) 20 ns 1 row precharge time t rp (min) 20 ns 1 row active time t ras (min) 45 ns 1 t ras (max) 100 us row cycle time t rc (min) 65 ns 1 last data in to row precharge t rdl (min) 2 clk 2 last data in to active delay t dal (min) 2 clk + trp - last data in to new col. address delay t cdl (min) 1 clk 2 last data in to burst stop t bdl (min) 1 clk 2 col. address to col. address delay t ccd (min) 1 clk 3 number of valid output data cas latency=3 2 ea 4 cas latency=2 1 1. the minimum number of cloc k cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer. 2. minimum delay is required to complete write. 3. all parts allow every cycle column address change. 4. in case of row precharge interrupt, auto precharge and read burst stop.
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram 1. parameters depend on programmed cas latency. 2. if clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter. 3. assumed input rise and fall time (tr & tf) = 1ns. if tr & tf is longer than 1ns, trans ient time compensation should be considered, i.e., [(tr + tf)/2-1]ns should be added to the parameter. notes : ac characteristics (ac operating conditions unless otherwise noted) parameter symbol - 7a unit note min max clk cycle time cas latency=3 t cc 7.5 1000 ns 1 cas latency=2 10 clk to valid output delay cas latency=3 t sac 5.4 ns 1,2 cas latency=2 6 output data hold time cas latency=3 t oh 3 ns 2 cas latency=2 3 clk high pulse width t ch 2.5 ns 3 clk low pulse width t cl 2.5 ns 3 input setup time t ss 1.5 ns 3 input hold time t sh 0.8 ns 3 clk to output in low-z t slz 1ns2 clk to output in hi-z cas latency=3 t shz 5.4 ns cas latency=2 6 refer to the individual componenet, not the whole module.
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram simplified truth table (v=valid, x=don t care, h=logic high, l=logic low) command cken-1 cken cs ras cas we dqm ba 0,1 a 10 /ap a 0 ~ a 9, a 11 note register mode register set h x l l l l x op code 1,2 refresh auto refresh h h ll lhx x 3 self refresh entry l 3 exit l h lh hh xx 3 hx x x 3 bank active & row addr. h x l l h h x v row address read & column address auto precharge disable hxlhlhxv l column address 4 auto precharge enable h 4,5 write & column address auto precharge disable h x lhllx v l column address 4 auto precharge enable h 4,5 burst stop h x l h h l x x 6 precharge bank selection hxllhlx vl x all banks xh clock suspend or active power down entry h l hx x x x x lv vv exit l h x x x x x precharge power down mode entry h l hx x x x x lh hh exit l h hx x x x lv vv dqm h v x 7 no operation command h x hx x x xx lh hh 1. op code : operand code a 0 ~ a 11 & ba 0 ~ ba 1 : program keys. (@ mrs) 2. mrs can be issued only at all banks precharge state. a new command can be iss ued after 2 clock cycles of mrs. 3. auto refresh functions are as same as cbr refresh of dram. the automatical prec harge without row precharge command is meant by "auto". auto/self refresh can be is sued only at all banks precharge state. 4. ba 0 ~ ba 1 : bank select addresses. if both ba 0 and ba 1 are "low" at read, write, row acti ve and precharge, bank a is selected. if ba 0 is "high" and ba 1 is "low" at read, write, row acti ve and precharge, bank b is selected. if ba 0 is "low" and ba 1 is "high" at read, write, row ac tive and precharge, bank c is selected. if both ba 0 and ba 1 are "high" at read, write, row ac tive and precharge, bank d is selected. if a 10 /ap is "high" at row precharge, ba 0 and ba 1 is ignored and all banks are selected. 5. during burst read or write with auto prec harge, new read/write co mmand can not be issued. another bank read/write command can be issued after the end of burst. new row active of the associated bank can be issued at t rp after the end of burst. 6. burst stop command is va lid at every burst length. 7. dqm sampled at positive going edge of a clk and masks the data-in at the very clk (write dqm latency is 0), but makes hi-z state the data-out of 2 cl k cycles after. (read dqm latency is 2) notes : x
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram package dimensions : 8mx64 (m366s0924ets) 0.250 (6.350) detail a 0.123 0.005 (3.125 0.125) 0.250 (6.350) detail b 0.123 0.005 (3.125 0.125) 0.079 0.004 (2.000 0.100) 0.079 0.004 (2.000 0.100) tolerances : .005(.13) unless otherwise specified the used device is 8mx16 sdram, tsopii sdram part no. : k4s281632e 0.050 0.039 0.002 0.008 0.006 (0.200 0.150) (1.000 0.050) (1.270) detail c 0.100 max 0.050 0.0039 (1.270 0.10) 0.200 min (5.08 min) (2.54 max) 5.250 5.014 units : inches (millimeters) r 0.079 (r 2.000) 0.250 (6.350) 1.450 (36.830) 2.150 (54.61) 0.118 (3.000) 0.350 0.700 (17.780) (8.890) a b c 0.250 (6.350) .450 (11.430) 4.550 (115.57) 0.157 0.004 (4.000 0.100) (127.350) (133.350) 1.000 (25.40) 0.118 (3.000) .118dia + 0.004/-0.000 (3.000dia + 0.100/-0.000) 0.0984 0.008 (2.500 0.2 ) (2.500 0.2 ) 0.0984 0.008
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram package dimensions : 16mx64 (m366s1723ets) 0.100 max 0.050 0.0039 (1.270 0.10) 0.250 (6.350) detail a 0.123 0.005 (3.125 0.125) 0.250 (6.350) detail b 0.123 0.005 (3.125 0.125) 0.079 0.004 (2.000 0.100) 0.079 0.004 (2.000 0.100) 0.165 min (4.19 min) (2.54 max) tolerances : .005(.13) unless otherwise specified the used device is 16mx8 sdram, tsopii sdram part no. : k4s280832e 5.250 5.014 units : inches (millimeters) r 0.079 (r 2.000) 0.250 (6.350) 1.450 (36.830) 2.150 (54.61) 0.118 (3.000) 0.350 0.700 (17.780) (8.890) a b c 0.250 (6.350) .450 (11.430) 4.550 (115.57) 0.157 0.004 (4.000 0.100) 0.089 (2.26) (127.350) (133.350) 1.375 (34.925) 0.118 (3.000) 0.050 0.039 0.002 0.008 0.006 (0.200 0.150) (1.000 0.050) (1.270) detail c .118dia + 0.004/-0.000 (3.000dia + 0.100/-0.000) 0.0984 0.008 (2.500 0.2 ) (2.500 0.2 ) 0.0984 0.008
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram package dimensions :16mx64 (m366s1723etu) 0.100 max 0.050 0.0039 (1.270 0.10) 0.250 (6.350) detail a 0.123 0.005 (3.125 0.125) 0.250 (6.350) detail b 0.123 0.005 (3.125 0.125) 0.079 0.004 (2.000 0.100) 0.079 0.004 (2.000 0.100) 0.165 min (4.19 min) (2.54 max) tolerances : .005(.13) unless otherwise specified the used device is 16mx8 sdram, tsopii sdram part no. : k4s280832e 5.250 5.014 units : inches (millimeters) r 0.079 (r 2.000) 0.250 (6.350) 1.450 (36.830) 2.150 (54.61) 0.118 (3.000) 0.350 0.700 (17.780) (8.890) a b c 0.250 (6.350) .450 (11.430) 4.550 (115.57) 0.157 0.004 (4.000 0.100) 0.089 (2.26) (127.350) (133.350) 1.125 (28.575) 0.118 (3.000) 0.125 (3.18) 0.374 (9.505) 0.096 (2.44) r 0.050+0.04 (r 1.27+0.1/-0.0) 0.050 0.039 0.002 0.008 0.006 (0.200 0.150) (1.000 0.050) (1.270) detail c .118dia + 0.004/-0.000 (3.000dia + 0.100/-0.000) 0.0984 0.008 (2.500 0.2 ) (2.500 0.2 ) 0.0984 0.008
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram package dimensions : 16mx72 (m374s1723ets) 0.100 max 0.050 0.0039 (1.270 0.10) 0.250 (6.350) detail a 0.123 .005 (3.125 .125) 0.250 (6.350) detail b 0.123 .005 (3.125 .125) 0.079 .004 (2.000 .100) 0.079 .004 (2.000 .100) 0.165 min (4.19 min) (2.54 max) tolerances : .005(.13) unless otherwise specified the used device is 16mx8 sdram, tsopii sdram part no. : k4s280832e 5.250 5.014 units : inches (millimeters) r 0.079 (r 2.000) 0.250 (6.350) 1.450 (36.830) 2.150 (54.61) 0.118 (3.000) 0.350 0.700 (17.780) (8.890) a b c 0.250 (6.350) .450 (11.430) 4.550 (115.57) 0.157 0.004 (4.000 0.100) 0.089 (2.26) (127.350) (133.350) 1.375 (34.925) 0.118 (3.000) 0.050 0.039 0.002 0.008 0.006 (0.200 0.150) (1.000 0.050) (1.270) detail c .118dia + 0.004/-0.000 (3.000dia + 0.100/-0.000) 0.0984 0.008 (2.500 0.2 ) (2.500 0.2 ) 0.0984 0.008
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram package dimensions : 16mx72 (m374s1723etu) 0.100 max 0.050 0.0039 (1.270 0.10) 0.250 (6.350) detail a 0.123 .005 (3.125 .125) 0.250 (6.350) detail b 0.123 .005 (3.125 .125) 0.079 .004 (2.000 .100) 0.079 .004 (2.000 .100) 0.165 min (4.19 min) (2.54 max) tolerances : .005(.13) unless otherwise specified the used device is 16mx8 sdram, tsopii sdram part no. : k4s280832e 5.250 5.014 units : inches (millimeters) r 0.079 (r 2.000) 0.250 (6.350) 1.450 (36.830) 2.150 (54.61) 0.118 (3.000) 0.350 0.700 (17.780) (8.890) a b c 0.250 (6.350) .450 (11.430) 4.550 (115.57) 0.157 0.004 (4.000 0.100) 0.089 (2.26) (127.350) (133.350) 1.125 (28.575) 0.118 (3.000) 0.125 (3.18) 0.374 (9.505) 0.096 (2.44) r 0.050+0.04 (r 1.27+0.1/-0.0) 0.050 0.039 0.002 0.008 0.006 (0.200 0.150) (1.000 0.050) (1.270) detail c .118dia + 0.004/-0.000 (3.000dia + 0.100/-0.000) 0.0984 0.008 (2.500 0.2 ) (2.500 0.2 ) 0.0984 0.008
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram package dimensions : 32mx64 (m366s3323ets) 0.150 max 0.050 0.0039 (1.270 0.10) 0.250 (6.350) detail a 0.123 0.005 (3.125 0.125) 0.250 (6.350) detail b 0.123 0.005 (3.125 0.125) 0.079 0.004 (2.000 0.100) 0.079 0.004 (2.000 0.100) 0.165 min (4.19 min) (3.81 max) tolerances : .005(.13) unless otherwise specified the used device is 16mx8 sdram, tsopii sdram part no. : k4s280832e 5.250 5.014 units : inches (millimeters) r 0.079 (r 2.000) 0.250 (6.350) 1.450 (36.830) 2.150 (54.61) 0.118 (3.000) 0.350 0.700 (17.780) (8.890) a b c 0.250 (6.350) .450 (11.430) 4.550 (115.57) 0.157 0.004 (4.000 0.100) (127.350) (133.350) 1.375 (34.925) 0.118 (3.000) 0.050 0.039 0.002 0.008 0.006 (0.200 0.150) (1.000 0.050) (1.270) detail c .118dia + 0.004/-0.000 (3.000dia + 0.100/-0.000) 0.0984 0.008 (2.500 0.2 ) (2.500 0.2 ) 0.0984 0.008
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram package dimensions : 32mx64 (m366s3323etu) 0.150 max 0.050 0.0039 (1.270 0.10) 0.250 (6.350) detail a 0.123 0.005 (3.125 0.125) 0.250 (6.350) detail b 0.123 0.005 (3.125 0.125) 0.079 0.004 (2.000 0.100) 0.079 0.004 (2.000 0.100) 0.165 min (4.19 min) (3.81 max) tolerances : .005(.13) unless otherwise specified the used device is 16mx8 sdram, tsopii sdram part no. : k4s280832e 5.250 5.014 units : inches (millimeters) r 0.079 (r 2.000) 0.250 (6.350) 1.450 (36.830) 2.150 (54.61) 0.118 (3.000) 0.350 0.700 (17.780) (8.890) a b c 0.250 (6.350) .450 (11.430) 4.550 (115.57) 0.157 0.004 (4.000 0.100) (127.350) (133.350) 1.125 (28.575) 0.118 (3.000) 0.050 0.039 0.002 0.008 0.006 (0.200 0.150) (1.000 0.050) (1.270) detail c .118dia + 0.004/-0.000 (3.000dia + 0.100/-0.000) 0.0984 0.008 (2.500 0.2 ) (2.500 0.2 ) 0.0984 0.008
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram package dimensions : 32mx72 (m374s3323ets) 0.150 max 0.050 0.0039 (1.270 0.10) 0.250 (6.350) detail a 0.123 0.005 (3.125 0.125) 0.250 (6.350) detail b 0.123 0.005 (3.125 0.125) 0.079 0.004 (2.000 0.100) 0.079 0.004 (2.000 0.100) 0.165 min (4.19 min) (3.81 max) tolerances : 0 .005(.13) unless otherwise specified the used device is 16mx8 sdram, tsopii sdram part no. : k4s280832e 5.250 5.014 units : inches (millimeters) r 0.079 (r 2.000) 0.250 (6.350) 1.450 (36.830) 2.150 (54.61) 0.118 (3.000) 0.350 0.700 (17.780) (8.890) a b c 0.250 (6.350) .450 (11.430) 4.550 (115.57) 0.157 0.004 (4.000 0.100) (127.350) (133.350) 1.375 (34.925) 0.118 (3.000) 0.050 0.039 0.002 0.008 0.006 (0.200 0.150) (1.000 0.050) (1.270) detail c .118dia + 0.004/-0.000 (3.000dia + 0.100/-0.000) 0.0984 0.008 (2.500 0.2 ) (2.500 0.2 ) 0.0984 0.008
64mb, 128mb, 256mb unbuffered dimm rev. 1.3 february 2004 sdram package dimensions : 32mx72 (m374s3323etu) 0.150 max 0.050 0.0039 (1.270 0.10) 0.250 (6.350) detail a 0.123 0.005 (3.125 0.125) 0.250 (6.350) detail b 0.123 0.005 (3.125 0.125) 0.079 0.004 (2.000 0.100) 0.079 0.004 (2.000 0.100) 0.165 min (4.19 min) (3.81 max) tolerances : 0 .005(.13) unless otherwise specified the used device is 16mx8 sdram, tsopii sdram part no. : k4s280832e 5.250 5.014 units : inches (millimeters) r 0.079 (r 2.000) 0.250 (6.350) 1.450 (36.830) 2.150 (54.61) 0.118 (3.000) 0.350 0.700 (17.780) (8.890) a b c 0.250 (6.350) .450 (11.430) 4.550 (115.57) 0.157 0.004 (4.000 0.100) (127.350) (133.350) 1.125 (28.575) 0.118 (3.000) 0.050 0.039 0.002 0.008 0.006 (0.200 0.150) (1.000 0.050) (1.270) detail c .118dia + 0.004/-0.000 (3.000dia + 0.100/-0.000) 0.0984 0.008 (2.500 0.2 ) (2.500 0.2 ) 0.0984 0.008

▲Up To Search▲

Price & Availability of M374S3323ETU-C7A

	To Download M374S3323ETU-C7A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .