? semiconductor components industries, llc, 2001 november, 2001 rev. 5 1 publication order number: ncv7310/d ncv7310 single wire lin transceiver with regulator control ncv7310 provides the physical interface for lin (local interconnect network). the device works in cooperation with a microprocessor providing serial data to a single wire network, and receiving data over the same network. system design requires a master/slave operation. the device is backward compatible with iso9141 while meeting the newer lin objectives, including slew rate control. applications can be found in the industrial market as well as the automotive market. this device includes an inhibit (inh) function used to control an external voltage regulator. features ? singlewire transceiver compatible with the lin protocol ? also compatible with iso 9141 ? 20 kbit/s operation ? low current sleep mode ? short circuit protection ? thermal shutdown ? esd to 4.0 kv all pins ? loss of ground does not affect bus activity ? unpowered node does not affect bus activity figure 1. block diagram state control wave shaper current limit thermal shutdown v s v cc bus gnd inh en rxd txd v s 2 drive http://onsemi.com a = assembly location wl, l = wafer lot yy, y = year ww, w = work week pin connection and marking diagram device package shipping ordering information ncv7310d so8 95 units/rail ncv7310dr2 so8 2500 tape & reel so8 d suffix case 751 alyw 7310 1 8 rxd en v cc txd inh v s bus gnd
ncv7310 http://onsemi.com 2 v s power up standby en = low inh = high rxd = low(1), high(3) v cc = on en = high inh = high v cc = on v cc = off(2) inh = floating en = low normal mode sleep mode wake up t > t[wake] en goes high v cc = on en goes low en goes high 1. after wakeup via bus. 2. on when inh not used to control external voltage regulator. 3. after v s power up. figure 2. state diagram maximum ratings* symbol rating value unit v cc logic power supply voltage 0.3 to 6.0 v v s battery supply voltage 0.3 to 40 v bus bus input voltage 20 to 28 vdc bus bus input voltage (t < 1.0 ms) 40 v en, txd, rxd logic input voltage 0.3 to v cc + 0.3 v inh inhibit 0.3 to v s + 0.3 v esd esd discharge susceptibility (human body model) 4.0 kv t j operating junction temperature 40 to 150 c tstg storage temperature range 55 to 150 c r q jc r q ja package thermal resistance junctiontocase junctiontoambient 45 165 c/w c/w *the maximum package power dissipation must be observed.
ncv7310 http://onsemi.com 3 electrical characteristics (4.5 v v cc 5.5 v, 6.0 v v s 20 v, r t = 1.0 k w , en = v cc , 40 c t j 125 c; unless otherwise specified. note 1. see figures 4 and 5.) characteristic test conditions min typ max unit i cc quiescent current recessive state txd = v cc , note 2. 2.0 4.0 ma i cc quiescent current dominant state txd = 0 v, note 2. 2.0 4.0 ma i s quiescent current recessive state txd = v cc 1.0 2.0 ma i s quiescent current dominant state txd = 0 v 6.0 8.0 ma quiescent current sleep mode v s 12 v. note 3. 35 50 m a rxd high level output voltage i rxd = 400 m a 0.8 v cc v cc v rxd low level output voltage i rxd = 400 m a 0 0.2 v cc v receiver threshold voltage, recessive to dominant edge 0.4 v s 0.46 v s v receiver threshold voltage, dominant to recessive edge 0.54 v s 0.6 v s v receiver hysteresis 0.08 v s v txd high level threshold voltage 0.5 v cc +0.4 v 0.7 v cc v txd low level threshold voltage 0.3 v cc 0.5 v cc 0.4 v txd hysteresis 800 mv txd pull up current txd = 0 v 150 100 80 m a bus recessive output voltage txd = v cc 0.8 v s v s v bus dominant output voltage txd = 0 v 0 0.2 v s v bus short circuit current bus = 13.5 v 40 70 110 ma bus leakage current v cc = 0 v, v s = 0 v, bus = 12 v v cc = 0 v, v s = 0 v, bus = 20 v 750 350 0 5.0 m a bus pull up resistance 20 30 47 k w bus wakeup threshold voltage 0.4 v s 0.7 v s v en high level threshold voltage 0.5 v cc +0.4 v 0.7 v cc v en low level threshold voltage 0.3 v cc 0.5 v cc 0.4 v v en pull down resistance 15 30 60 k w inh high level drop voltage, d inh = v s inh i inh = 0.15 ma 0.05 0.5 v inh leakage current sleep mode, inh = 0 v 5.0 0 5.0 m a 1. designed to meet these characteristics over the stated voltage and temperature ranges, though may not be 100% parametrically tested in production. 2. sum of current into v cc and en pins. 3. sum of current into bus and v s pins. v s = v bus 12 v, i q = i s + i bus .
ncv7310 http://onsemi.com 4 switching characteristics (4.5 v v cc 5.5 v, 6.0 v v s 20 v, r t = 1.0 k w , en = v cc , 40 c t j 125 c; unless otherwise specified. note 4. see figures 4 and 5.) characteristic test conditions min typ max unit bus falling edge slew rate 80% to 20%, c bus = 3.3 nf, v cc = 5.0 v, v s = 13.5 v 3.0 2.0 1.0 v/ m s bus rising edge slew rate 20% to 80%, c bus = 3.3 nf, v cc = 5.0 v, v s = 13.5 v 1.0 1.5 3.0 v/ m s propagation delay, txd low to rxd low, t d(l)tr (recessive to dominant) c bus = 3.3 nf, c rxd = 20 pf, v cc = 5.0 v, v s = 13.5 v 2.0 5.0 10 m s propagation delay, txd high to rxd high, t d(h)tr (dominant to recessive) c bus = 3.3 nf, c rxd = 20 pf, v cc = 5.0 v, v s = 13.5 v 2.0 5.0 10 m s propagation delay, txd low to bus low, t d(l)t c bus = 3.3 nf, v cc = 5.0 v 1.0 4.0 m s propagation delay, txd high to bus high, t d(h)t c bus = 3.3 nf, v cc = 5.0 v 1.0 4.0 m s propagation delay, bus dominant (low) to rxd low, t d(l)r c bus = 3.3 nf, c rxd = 20 pf, v cc = 5.0 v 1.0 4.0 m s propagation delay, bus recessive (high) to rxd high, t d(h)r c bus = 3.3 nf, c rxd = 20 pf, v cc = 5.0 v 1.0 4.0 m s receiver delay symmetry 2.0 2.0 m s transmitter delay symmetry 2.0 2.0 m s wakeup delay time 30 70 110 m s 4. designed to meet these characteristics over the stated voltage and temperature ranges, though may not be 100% parametrically tested in production. pin function description package pin # 8 lead soic pin symbol function 1 rxd receive data output. transmit data also loops back on this pin. 2 en enable input. internal 30 k w pull down resistor. transceiver in normal mode when high. 3 v cc 5.0 v supply input. 4 txd transmit data input. internal pull up current source (100 m a). 5 gnd ground. 6 bus bus input/output. internal pull up resistor (30 k w) through a diode (protection when v s is low). 7 v s battery supply input. 8 inh inhibit output. for use with external regulator. goes high with wakeup signal on bus.
ncv7310 http://onsemi.com 5 microprocessor rxd inh en v s v cc bus txd gnd ground v batt lin bus voltage regulator ncv7310 microprocessor rxd inh en v s v cc bus txd gnd ground v batt lin bus voltage regulator with enable ncv7310 figure 3. application diagram 1.0 k master node slave node
ncv7310 http://onsemi.com 6 rxd inh en v s v cc bus txd gnd ncv7310 8 1 5 4 rxd v cc txd en inh v s bus r t c bus 47 nf 47 nf c rxd figure 4. test circuit figure 5. switching characteristics timing diagram v cc gnd v s gnd v cc gnd txd rxd bus t d(l)t t d(h)t v rd v dr 0.3 v cc 0.7 v cc t d(l)r t d(h)r t d(l)tr t d(h)tr v t
ncv7310 http://onsemi.com 7 package dimensions so8 d suffix case 75107 issue v seating plane 1 4 5 8 n j x 45 k notes: 1. dimensioning and tolerancing per ansi y14.5m, 1982. 2. controlling dimension: millimeter. 3. dimension a and b do not include mold protrusion. 4. maximum mold protrusion 0.15 (0.006) per side. 5. dimension d does not include dambar protrusion. allowable dambar protrusion shall be 0.127 (0.005) total in excess of the d dimension at maximum material condition. a b s d h c 0.10 (0.004) dim a min max min max inches 4.80 5.00 0.189 0.197 millimeters b 3.80 4.00 0.150 0.157 c 1.35 1.75 0.053 0.069 d 0.33 0.51 0.013 0.020 g 1.27 bsc 0.050 bsc h 0.10 0.25 0.004 0.010 j 0.19 0.25 0.007 0.010 k 0.40 1.27 0.016 0.050 m 0 8 0 8 n 0.25 0.50 0.010 0.020 s 5.80 6.20 0.228 0.244 x y g m y m 0.25 (0.010) z y m 0.25 (0.010) z s x s m
ncv7310 http://onsemi.com 8 on semiconductor and are trademarks of semiconductor components industries, llc (scillc). scillc reserves the right to make changes without further notice to any products herein. scillc makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does scillc assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. atypicalo parameters which may be provided in scill c data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. all operating parameters, including atypicalso must be validated for each customer application by customer's technical experts. scillc does not convey any license under its patent rights nor the rights of others. scillc products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body , or other applications intended to support or sustain life, or for any other application in which the failure of the scillc product could create a sit uation where personal injury or death may occur. should buyer purchase or use scillc products for any such unintended or unauthorized application, buyer shall indemnify and hold scillc and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthori zed use, even if such claim alleges that scillc was negligent regarding the design or manufacture of the part. scillc is an equal opportunity/affirmative action employer. publication ordering information japan : on semiconductor, japan customer focus center 4321 nishigotanda, shinagawaku, tokyo, japan 1410031 phone : 81357402700 email : r14525@onsemi.com on semiconductor website : http://onsemi.com for additional information, please contact your local sales representative. ncv7310/d literature fulfillment : literature distribution center for on semiconductor p.o. box 5163, denver, colorado 80217 usa phone : 3036752175 or 8003443860 toll free usa/canada fax : 3036752176 or 8003443867 toll free usa/canada email : onlit@hibbertco.com n. american technical support : 8002829855 toll free usa/canada
|
