Part Number Hot Search : 
LBN08021 0603L SR1050 OM7640SM LVC04 SK510 CYPRESS 10602
Product Description
Full Text Search
 

To Download BR35H160FVM-WCE2 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  1/16 www.rohm.com 2011.03 - rev.c ? 2011 rohm co., ltd. all rights reserved. automotive serial eeproms 125 spi bus ics br35 family br35h -wc series description br35h -wc series is a spi bus interface method serial eeprom. features 1) high speed clock operation up to 5mhz(max.) 2) 2.5v to 5.5v single power source operation most suitable for battery use. 3) page write mode useful for initial value at factory shipment. 4) highly reliable connection by au pad and au wire. 5) for spi bus interface (cpol,cpha)=(0,0),(1,1) 6) auto erase and auto end function at data rewrite. 7) low operating current at write operation (5v): 0.6ma(typ.) at read operation (5v): 1.3ma(typ.) at standby operation (5v): 0.1 a(typ.) 8) address auto increment function at read operation. 9) write mistake prevention function write prohibition at power on. write prohibition by command code (wrdi) write mistake prevention function at low voltage. 10) msop8 / tssop-b8 / sop8 / sop-j8 package. 11) data at shipment memory array:ffh. 12) data retention : 20 years(ta Q125) 13) endurance : 300,000 cycles(ta Q 125) page write number of pages 32byte 64byte product number br35h160-wc br35h320-wc br35h640-wc br35h128-wc br35h series capacity bit format product name supply voltage msop8 tssop-b8 sop8 sop-j8 16kbit 2k8 br35h160-wc 2.5 5.5v 32kbit 4k8 br35h320-wc 2.5 5.5v 64kbit 8k8 br35h640-wc 2.5 5.5v - 128kbit 16kx8 br35h128-wc 2.5 5.5v - - no.11001ect09
technical note 2/16 br35h -wc series www.rohm.com 2011.03 - rev.c ? 2011 rohm co., ltd. all rights reserved. absolute maximum ratings (ta=25 ) recommended operating conditions parameter symbol limits unit impressed voltage vcc -0.3 to +6.5 v permissible dissipation pd 560(sop8) * 1 mw 560(sop-j8) * 2 410(tssop-b8) * 3 380(msop8) * 4 storage temperature range tstg -65 to +150 operating temperature range topr -40 to +125 terminal voltage - -0.3 tovcc+0.3 v when using at ta=25 or higher, 4.5mw (*1,*2), 3.3mw (*3) , 3.1 mw (*4)to be reduced per 1 parameter symbol limits unit supply voltage vcc 2.5 to 5.5 v input voltage vin 0 to vcc memory cell characteristics (vcc=2.5v to 5.5v) input / output capacitance (ta=25 , frequency=5mhz) parameter limits unit condition min. typ. max. endurance *5 1,000,000 - - cycles ta Q85 500,000 - - cycles ta Q105 300,000 - - cycles ta Q125 data retention *5 40 - - years ta Q25 25 - - years ta Q105 20 - - years ta Q125 *5:not 100% tested parameter symbol cond itions min. max. unit input capacitance *6 c in v in =gnd 8 pf output capacitance *6 c out v out =gnd 8 *6:not 100% tested electrical characteristics (unless otherwise specified, ta=-40 to +125 , vcc=2.5 to 5.5v) parameter symbol limits unit conditions min. typ. max. ?h? input voltage vih 0.7xvcc vcc+0.3 v 2.5v QvccQ 5.5v ?l? input voltage vil -0.3 0.3xvcc v 2.5v QvccQ 5.5v ?l? output voltage vol 0 0.4 v iol=2.1ma ?h? output voltage voh vcc-0.5 vcc v ioh=-0.4ma input leakage current ili -10 10 a vin=0v to vcc output leakage current ilo -10 10 a vout=0v to vcc, csb=vcc operating current (write) icc1 2.0 *7 ma vcc=2.5v,fsck=5mhz, te/w=5ms, vih/vil=0.9vcc/0. 1vcc, so=open byte wrte, page write 2.5 *8 icc2 3.0 *7 ma vcc=5.5v,fsck=5mhz, te/w=5ms, vih/vil=0.9vcc/0. 1vcc, so=open byte wirte, page write 5.5 *8 operating current (read) icc3 1.5 ma vcc=2.5v,fsck=5mhz, vih/vil=0.9vcc/0.1vcc so=open, read, read status register icc4 2.0 ma vcc=5.5v,fsck=5mhz, vih/vil=0.9vcc/0.1vcc so=open, read, read status register standby current isb 10 a vcc=5.5v csb=vcc, sck=si=vcc or gnd, so=open * this product is not designed for protection against radioactive rays. *7 br35h160/320-wc *8 br35h640/128- wc block diagram so instruction decode control clock generation voltage detection write inhibition high voltage generator instruction register 16k 128k eeprom address register data register address decoder read/write amp 8bit 8bit status register csb sck 11 14bit *9 11 14bit *9 si *9 11bit: br35h160-wc 12bit: br35h320-wc 13bit: br35h640-wc 14bit: br35h128-wc fig.1 block diagram
technical note 3/16 br35h -wc series www.rohm.com 2011.03 - rev.c ? 2011 rohm co., ltd. all rights reserved. pin assignment and description operating timing characteristics sync data input / output timing (ta=-40 to +125 , unless otherwise specified, load capacitance c l1 =100pf) parameter symbol 2.5 QvccQ 5.5v unit min. typ. max. sck frequency fsck - - 5 mhz sck high time tsckwh 85 - - ns sck low time tsckwl 85 - - ns csb high time tcs 85 - - ns csb setup time tcss 90 - - ns csb hold time tcsh 85 - - ns sck setup time tscks 90 - - ns sck hold time tsckh 90 - - ns si setup time tdis 20 - - ns si hold time tdih 30 - - ns data output delay time1 tpd1 - - 70 ns data output delay time2 (c l2 =30pf) tpd2 - - 55 ns output hold time toh 0 - - ns output disable time toz - - 100 ns sck rise time trc - - 1 s sck fall time *1 tfc - - 1 s output rise time tro - - 50 ns output fall time tfo - - 50 ns write time te/w - - 5 ms 1 not 100% tested ac measurement conditions parameter symbol limits unit min. typ. max. load capacitance 1 c l1 - - 100 pf load capacitance 2 c l2 - - 30 pf input rise time - - - 50 ns input fall time - - - 50 ns input voltage - 0.2vcc / 0.8vcc v input / output judgment vo ltage - 0.3vcc / 0.7vcc v toz measurement condition il is the load current that changes the so voltage to 0.5 vcc. il = 1ma. after csb starts to rise, the time needed for so to change to high-z is defined with 10% changing point from so=high or so=low. terminal name input/output function vcc ? power supply to be connected gnd ? all input / output reference voltage, 0v csb input chip select input sck input serial clock input si input start bit, ope code, address, and serial data input so output serial data output nc ? non connection vcc nc sck si csb so nc gnd br35h160-wc br35h320-wc br35h640-wc br35h128-wc fig.2 pin assignment diagram fig.3 input timing csb sck si so tcs tcss tscks tsckwl tsckwh tdis tdih trc tfc high-z data through si enters the ic in sync with the data rise edge of sck. please input address and data starting from the most significant bit msb. csb sck si so tpd toh tro,tfo toz tcsh tsckh tcs hi g h-z fig.4 input / output timing data through so is output in sync with the data fall edge of sck. data is output starting from the most significant bit msb. vcc nc sck si csb so nc gnd cl1=100pf il=1ma 0.7vcc 0.2vcc 0.9vcc 0.1vcc 0.8vcc 0.5vcc high low csb so signal input signal input signal input fig.5 toz measurement circuit fig.6 toz measurement timing
technical note 4/16 br35h -wc series www.rohm.com 2011.03 - rev.c ? 2011 rohm co., ltd. all rights reserved. characteristic data (the following characteristic data are typ. value.) 0 0.2 0.4 0.6 0.8 1 0123456 iol[ma] vol1[v] spec ta= - 40 ta=25 ta=125 fig.9 "l" output voltage vol1 (vcc=2.5v) 0.0 0.5 1.0 1.5 2.0 2.5 3.0 -1.2 -1 -0.8 -0.6 -0.4 -0.2 0 ioh[ma] voh1[v] spec ta= - 40 ta=25 ta=125 fig.10 "h" output voltage voh1 (vcc=2.5v) 0 2 4 6 8 10 12 0123456 vcc[v] ili[ a] spec ta= - 40 ta=25 ta=125 fig.11 input leak current ili(csb,sck,si) 0 2 4 6 8 10 12 0123456 vout[v] ilo[ a] spec ta= - 40 ta=25 ta=125 fig.12 output leak current ilo(so) 0.0 1.0 2.0 3.0 4.0 0123456 vcc[v] icc write [ma] data=00h spec ta= - 40 ta=25 ta=125 spec fig.13 operating current (write) icc1,2 ( br35h160/320-wc ) 0.0 0.5 1.0 1.5 2.0 2.5 0123456 vcc[v] icc read [ma] ta= - 40 ta=25 ta=125 data=00h spec spec fig.15 operating current (read) icc3,4 0 2 4 6 8 10 12 0123456 vcc[v] isb[ a] ta= - 40 ta=25 ta=125 spec fig.16 standby current isb 0 1 10 100 0123456 vcc[v] fsck[mhz] ta= - 40 ta=25 ta=125 spec fig.17 sck frequency fsc k 0 20 40 60 80 100 0123456 vcc[v] tsckwh [ns] ta= - 40 ta=25 ta=125 spec fig.18 sck high time tsckwh 0 20 40 60 80 100 0123456 vcc[v] tsckwl [ns] ta= - 40 ta=25 ta=125 spec fig.19 sck low time tsckwl 0 20 40 60 80 100 0123456 vcc[v] tcs[ns] ta= - 40 ta=25 ta = 125 spec fig.20 csb high time tcs 0 20 40 60 80 100 0123456 vcc[v] tcss[ns] ta= - 40 ta=25 ta=125 spec fig.21 csb setup time tcss 0 1 2 3 4 5 6 0123456 vcc[v] vih[v] spec ta= - 40 ta=25 ta=125 fig.7 "h" input voltage vih(csb,sck,si) 0 1 2 3 4 5 6 0123456 vcc[v] vil[v] spec ta= - 40 ta=25 ta=125 fig.8 "l" input voltage vil(csb,sck,si) 0.0 2.0 4.0 6.0 8.0 0123456 vcc[v] icc write [ma] data=00h spec ta= - 40 ta=25 ta=125 spec fig.14 operating current (write) icc1,2 ( br35h640/128-wc ) characteristics data
technical note 5/16 br35h -wc series www.rohm.com 2011.03 - rev.c ? 2011 rohm co., ltd. all rights reserved. characteristic data (the following characteristic data are typ. value.) fig.28 output rise time tro 0 20 40 60 80 100 0123456 vcc[v] tro [ns] ta= - 40 ta=25 ta=125 spec 0 20 40 60 80 100 0123456 vcc[v] tcsh[ns] ta= - 40 ta=25 t a =12 5 spec fig.22 csb hold time tcsh 0 10 20 30 40 50 0123456 vcc[v] tdih[ns] ta= -40 ta=25 ta=125 spec fig.24 si hold time tdih 0 20 40 60 80 100 0123456 vcc[v] tpd2 [ns] ta= -40 ta=25 ta=125 spec fig.26 data utput delay time tpd2 0 20 40 60 80 100 120 0123456 vcc[v] toz [ns] spec ta= - 40 ta=25 ta=125 fig.27 output disable time toz 0 20 40 60 80 100 0123456 vcc[v] tfo [ns] ta= -40 ta=25 ta=125 spec fig.29 output fall time tfo fig.23 si setup time tdis 0 10 20 30 40 50 0123456 vcc[v] tdis[ns] ta= -40 ta=25 t a =12 5 spec 0 20 40 60 80 100 0123456 vcc[v] tpd1 [ns] ta= - 40 ta=25 ta=125 spec fig.25 data output delay time pd1 (cl=100pf) 0 2 4 6 8 0123456 vcc[v] te/w[ms] ta= -40 ta=25 ta=125 spec fig.30 write cycle time te/w characteristics data
technical note 6/16 br35h -wc series www.rohm.com 2011.03 - rev.c ? 2011 rohm co., ltd. all rights reserved. features status registers this ic has status registers. the status register has 8 bits and expresses the following parameters. wen is set by the write enable command and write disable command. wen goes into the write disable status when the power source is turned off. the r/b bit is for write confirmation and therefore cannot be set externally. the status register value can be read by use of the read status command. status registers product number bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 br35h160-wc 0 0 0 0 0 0 wen br35h320-wc br35h640-wc br35h128-wc bit memory location function wen register write and write status register write enable / disable status confirmation bit wen=0=prohibited wen=1=permitted r/b register write cycle status (ready / busy) status confirmation bit r/b=0=ready r/b=1=busy command mode command contents ope code br35h160-wc br35h320-wc br35h640-wc br35h128-wc wren write enable write enable command 0000 0110 wrdi write disable write disable command 0000 0100 read read read command 0000 0011 write write write command 0000 0010 rdsr read status register status register read command 0000 0101 timing chart 1. write enable (wren) / disable (wrdi) cycle wren (write enable): write enable fig.31 write enable command fig.32 write disable wrdi (write disable): write disable high-z 6 03 7 12 45 csb sck so si 00000110 high-z 00 0 0 si 0100 03 12 4 7 csb sck 5 6 so r/b
technical note 7/16 br35h -wc series www.rohm.com 2011.03 - rev.c ? 2011 rohm co., ltd. all rights reserved. this ic has a write enable status and a write disable st atus. write enable status is achieved by the write enable command and write disable status is achieved by the writ e disable command. as for these commands, set csb to low and then input the respective ope codes. the respective comm ands are accepted at the 7-th clock rise. the command is also valid with inputs over 7 clocks. in order to perform a write command it is necessary to use the write enable command to set the ic to the write enable status. if a write command is input during write disable st atus the command will be cancelled. after a write command is input during write enable status the ic will return to the wr ite disable status. when turning on the power the ic will be in write disable status. 2. read command (read) product number address length br35h160-wc a10-a0 br35h320-wc a11-a0 br35h640-wc a12-a0 br35h128-wc a13-a0 by use of the read command, the data of the eeprom can be read. as for this command, set csb to low, then input the address after the read ope code. eepr om starts data output of t he designated address. data output is started from the sck fall of 23 clock and from d7 to d0 sequentially. the ic featur es an increment read function. after the output of 1 byte (8bits) of data, by continuing input of sck the next data addresses can be read. increment read can read all addresses of the eeprom. after reading the data of the most t he significant address, by c ontinuing with the increment read the data of the most in significant address is read. 3. write command (write) product number address length br35h160-wc a10-a0 br35h320-wc a11-a0 br35h640-wc a12-a0 br35h128-wc a13-a0 high-z 10 1 1 0 0 3 7 1 2 d6 so csb sck si 4 5 a13 a 12 6 8 * * a 0 a 1 d7 23 30 24 d0 0 0 0 0 0 d2 d1 9 11 =don't care fig.33 read command (br35h160/320/640/128-wc) high-z =don't care 31 d0 0 0 0 0 0 d2 d1 d7 23 30 24 d6 0 a0 a1 * 1 1 2 4 0 csb sck si so 0 3 7 8 5 6 a12 * a13 11 9 10 fig.34 write command (br35h160/320/640/128-wc) high-z 32n-1 32 d7 0 0 0 0 0 d1 d0 d7 23 31 24 d6 0 a0a1 * 1 1 2 4 0 csb sck si so 0 3 7 8 5 6 12 25 30 33 32n d6 d7 d6 d0 csb valid timing 32n-2 32n-7 32n-8 fig.35 n byte page write command (br35h160/320/640-wc) high-z 64n-1 32 d7 0 0 0 0 0 d1 d0 d7 23 31 24 d6 0 a0a1 * 1 1 2 4 0 csb sck si so 0 3 7 8 5 6 12 25 30 33 64n d6 d7 d6 d0 csb valid timing 64n-2 64n-7 64n-8 fig.36 n byte page write command (br35h128-wc)
technical note 8/16 br35h -wc series www.rohm.com 2011.03 - rev.c ? 2011 rohm co., ltd. all rights reserved. with the write command data can be written to the eeprom. as for this command, set csb to low, then input address and data after inputting the write ope code. then, by making c sb high, the eeprom starts writing. the write time of eeprom requires time of te/w (max 5ms). during te/w , commands other than the st atus read command are not accepted. start csb after taking the last data (d0) and bef ore the next sck clock starts. at other timings the write command will not be executed and will be cancelled. the ic has page write functionality. after input 1 byte (8bits) of data, by continuing data input without starting csb, data up to 32/64 *1 bytes can be written in one te/w. in page write, the insignificant 5/6 *2 bit of the designated address is incremented internal ly every time 1 byte of data is input, and data is written to the respective addresses. when data larger th en the maximum bytes is input the address rolls over and previously input data is overwritten. write command is executed when csb rises between the sck clo ck rising edge to recognize the 8th bit?s of data input and the next sck rising edge. at other ti mings the write command is not executed and cancelled (fig.42 valid timing c). in page write, the csb valid timing is every 8 bits. if csb ri ses at other timings page write is cancelled together with the write command and the input data is reset. page0 000h 001h 002h ??? 01eh 01fh page 1 020h 021h 022h ??? 03eh 03fh page 2 040h 041h 042h ??? 05eh 05fh ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? page m-1 n-63 n-62 n-61 ??? n-33 n-32 page *4 m n-31 n-30 n-29 ??? n-1 *3 n example of page write command no. addresses of page0 000h 001h 002h ???? 01eh 01fh previous data 00h 01h 02h ???? 1eh 1fh 2 bytes input data aah 55h - ???? - - after no. aah 55h 02h ???? 1eh 1fh 34 byte input data aah 55h aah ???? aah 55h ffh 00h - ???? - - after no. ffh 00h aah ???? aah 55h a in case of input the data of no. which is 2 bytes page write command for the data of no. , eeprom data changes like no. . b in case of input the data of no. which is 34 bytes page write command for the data of no. , eeprom data changes like no. . c in case of a or b, when write command is cancelled, eeprom data keep no. . in page write command, when data is set to the last address of a page (e.g. address ?03fh? of page 1), the next data will be set to the top address of the same page (e.g. address ?020h? of page 1). this is why page write address increment is available in the same page. as a referenc e, if of 32 bytes, page write command is executed for 2 bytes t he data of the other 30 bytes without addresses will not be changed. *1 br35h160/320/640-wc = max 32 bytes br35h128-wc = max 64 bytes *2 br35h160/320/640-wc = lower 5 bits br35h128-wc = lower 6 bits 32byte *3 n=8191d=1fffh: br35h640-wc n=4095d=fffh br35h320-wc n=2047d=7ffh br35h160-wc *4 m=255 : br35h640-wc m=127 br35h320-wc m=63 br35h160-wc fig.37 eeprom physical address for pa ge write command (32/64byte) page 0 0000h 0001h 0002h ??? 003eh 003fh page 1 0040h 0041h 0042h ??? 007eh 007fh page 2 0080h 0081h 0082h ??? 00beh 00bfh ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? page m-1 n-127 n-126 n-125 ??? n-65 n-64 page *6 m n-63 n-62 n-61 ??? n-1 *5 n 64byte *5 n=16383d=3fffh br35h128-wc *6 m=255 br35h128-wc this column addresses are top address of this page this column addresses are top address of this page this column addresses are the last address of this page this column addresses are the last address of this page
technical note 9/16 br35h -wc series www.rohm.com 2011.03 - rev.c ? 2011 rohm co., ltd. all rights reserved. 4.status register read command the eeprom status can be read by use of the status register read command. for this command set csb to low then input the ope code of the status register read command followed by the clock input as shown above. the data of status register will then be read out. this command features in crement functionality. when cl ock input is continued during csb=low, 8 bytes of status register dat a will be continuously read out. when this command is executed from the start of write programming to the end of write programming, the end of write programming can be confirmed by checking the following changes: wen=low followed by r/b=low. after conf irming the end of write programming, before inputting the next command csb first needs to be high and then put back to low. at standby current at standby set csb ?h?, and be sure to set sck, si input ?l? or ?h?. do not input intermediate electric potantial. timing as shown in fig.39, at standby, when sck is ?h?, even if csb fa lls, si status is not read at fa ll edge. si status is read at sck rise edge after fall of csb. at standby and at power on/off, set csb ?h? status high-z bit7 bit6 bit5 bit4 00 0 bit3 bit2 bit1 bit0 13 csb sck si 1 1 10 6 0 so 14 1 2 wen r/b 11 15 3 7 9 0 5 12 0 0 0 0 0 4 8 0 0 0 fig.38 status register read comm and (br35h160/320/640/128-wc) 0 1 2 command start here. si is read. even if csb is fallen at sck=si=?h?, si status is not read at that edge. csb sck si fig.39 operating timing
technical note 10/16 br35h -wc series www.rohm.com 2011.03 - rev.c ? 2011 rohm co., ltd. all rights reserved. method to cancel each command read ? cancellation method: cancel by csb = ?h? rdsr ? cancellation method: cancel by csb = ?h? write, page write a ope code, address input area. cancellation possible by csb=?h? b data input area (d7~d1 input area) cancellation possible by csb=?h? c data input area (d0 area) write starts after csb rise. after csb rise, cancellation is no longer possible. d te/w area. cancellation is possible by csb = ?h?. however, when write starts (csb rise) in area c, cancellation is no longer possible. also, cancellation is not possible by continues inputting of sck clock. in page write mode, there is a wr ite enable area at every 8 clocks. note 1) if vcc is set to off during execution of write the data of the designated addr ess is not guaranteed. please execute write again. note 2) if csb rises at the same timi ng as that the sck rises, write exec ution / cancel will become unstable. therefore, it is recommended to let csb rise in the sck = ?l? area. as for sck rise, ensure a timing of tcss / tcsh or higher. wren/wrdi a from ope code to 7-th clock rise, cancel by csb = ?h?. b cancellation is not possible when csb rises after the 7-th clock. fig.41 rdsr cancel valid timing fig.43 wren/wrdi cancel valid timing ope code address cancel available in all areas of read mode data 8 bits 8 bits/16bits 8 bits ope code cancel available in all areas of rdsr mode data 8 bits 8 bits fig.40 read cancel valid timing ope code address a data te/w b d c 8bits 16bits 8bits d7 b d6 d5 d4 d3 d2 d1 d0 sck si c fig.42 write cancel valid timing 8 bit s 6 7 8 a b sck
technical note 11/16 br35h -wc series www.rohm.com 2011.03 - rev.c ? 2011 rohm co., ltd. all rights reserved. high speed operations in order to realize stable high speed operations, pay a ttention to the following input / output pin conditions. input pin pull up, pull down resistance when attaching pull up, pull down resistance to the eepr om input pin, select an appropriate value for the microcontroller vol, iol from the vil characteristics of this ic. pull up resistance also, in order to prevent malfunction or erroneous write at power on/off, be sure to make csb pull up. pull down resistance the operations speed changes according to the amplitude vihe, vile of the signals input to the eeprom. more stable high speed operations can be realized by inputting signals with vcc / gnd levels of amplitude. on the contrary, when signals with an amplitude of 0.8vcc / 0.2vcc are input, operation speed slows down. *1 in order to realize more stable high speed operat ion, it is recommended to set the values of r pu , r pd as large as possible, and to have the amplitude of the signals input to t he eeprom close to the vcc / gnd amplitude level. ( * 1 in this case, the guaranteed valu e of operating timing is guaranteed.) so load capacitance condition the load capacitance of the so output pin affects the so output delay characteristic. (data output delay time, time from holdb to high-z, output rise time, outpu t fall time.). make the so load capacita nce small to improve the output delay characteristic. other cautions make all wires from the microcontroller to eeprom input pin the same length. th is in order to prevent setup / hold violation to the eeprom. i olm v ile v olm ?l? output ?l? input microcontroll eeprom r pu fig.44 pull up resistance r pu R 5 0.4 210 - 3 r pu R 2.3[k] example) when vcc=5v, v ile =1.5v, v olm =0.4v, i olm =2ma, from the e q uation , i ohm v ihe v ohm microcontroll eeprom ?h? output ?h? input r pd fig.45 pull down resistance r pd R v ohm i ohm ??? v ohm R v ihe ??? example) when v cc =5v, v ohm =v cc -0.5v, i ohm 0.4ma, v ihe =v cc 0.7v, from the equation , r pd R 5 0.5 0.410 - 3 r pu R 11.3[k ] eeprom so cl fig.46 so load dependency of data output delay time tpd r pu v cc -v olm i olm ??? v olm v ile ??? with the value of rpu to satisfy the above equation, v olm becomes 0.4v or lower, and with v ile (=1.5v), the equation is also satisfied. ?v ile :eeprom v il specifications ?v olm :microcontroller v ol specifications ?i olm :microcontroller i ol specifications
technical note 12/16 br35h -wc series www.rohm.com 2011.03 - rev.c ? 2011 rohm co., ltd. all rights reserved. equivalent circuit output circuit input circuit oeint. so fig.47 so output equivalent circuit csb reset int. fig.48 csb input equivalent circuit sck si fig.49 sck input equivalent circuit fig.50 si input equivalent circuit
technical note 13/16 br35h -wc series www.rohm.com 2011.03 - rev.c ? 2011 rohm co., ltd. all rights reserved. notes on power on/off at power on/off set csb=?h? (=vcc). when csb is ?l?, the ic goes into input a ccept status (active). if power is turned on in this status noises, etc. may cause malfunction or erroneous write. to prevent this, set csb to ?h? at power on. (when csb is in ?h? status, all inputs are canceled.) (good example) csb terminal is pulled up to vcc. after turning power off allow for 10ms or more before turning power on again. if power is turned on without observing this condition, the ic intern al circuit may not be reset. (bad example) csb terminal is ?l? at power on/off. in this case, csb always becomes ?l? (active status), and the eeprom may malfunction or perform an erroneous write due to noises, etc. this can even occur when csb input is high-z. lvcc circuit lvcc (vcc-lockout) circuit prevents data rewrite acti on at low power and prevents erroneous write. at lvcc voltage (typ. =1.9v) or below, it prevents data rewrite. p.o.r. circuit this ic has a por (power on reset) circuit as counte rmeasure against erroneous write. after the por operation is performed, write disable status is ent ered. the por circuit is only valid when power is on and does not work when power is off. when power is on and the following recommended tr, toff, vbot conditions are not satisfied, write enable status might be entered due to noise etc. recommended conditions for t r , t off , vbot tr toff vbot 10ms or below 10ms or higher 0.3v or below 100ms or below 10ms or higher 0.2v or below noise countermeasures vcc noise (bypass capacitor) when noise or surge gets in the power source line, malfunction may occur. to prevent this, it is recommended to attach a bypass capacitor (0.1 f) between ic vcc and gnd, as close to ic as possible. it is also recommended to attach a bypass capacitor between the board vcc and gnd. sck noise when the rise time of sck (trc) is long and a there is a certain degree of noise, malfunction may occur due to clock bit displacement. to avoid this, a schmitt trigger circuit is built in the sck input. the hysteresis width of this circuit is set t o about 0.2v. if noises exist at the sck input set the noise amplitude to 0.2vp-p or below. also, it is recommended to set the rise time of sck (trc) to 100ns or below. in case the ri se time is 100ns or higher, sufficient noise countermeasures are needed. clock rise, fall time should be as small as possible. fig.51 csb timing at power on/off fig.52 rise waveform gnd csb vcc vcc good example tr toff vbo t 0 vcc bad example
technical note 14/16 br35h -wc series www.rohm.com 2011.03 - rev.c ? 2011 rohm co., ltd. all rights reserved. notes for use (1) described numeric values and data are design representative values and not guaranteed. (2) we believe that the application circuit examples are recomm endable. however, in actual us e, please sufficiently further characteristics. when changing the fixed nu mber of external parts, make your decision with sufficient margin, in consideration of static characteristi cs, transition characteristics and fluct uations of external parts and our lsi. (3) absolute maximum ratings if the absolute maximum ratings such as impressed voltage, operating temperature range, etc. are exceeded, the lsi might be damaged. please do not impress voltage or temperature exceeding the absolute maximum ratings. in case of fear of exceeding the absolute maximum ratings please take physical safety countermeasures such as fuses and see to it that conditions exceeding the absolute maximum ratings are impressed to lsi. (4) gnd electric potential set the voltage of the gnd terminal as low as possible with all action conditions. ensure that that all terminal voltages are higher than that of the gnd terminal. (5) heat design in consideration of permissible dissipation in actual use condition, please carry out the heat design with sufficient margin. (6) inter-terminal short circuit and wrong packaging when packaging the lsi onto a board, pay sufficient attention to the lsi direction and displacement. wrong packaging may damage lsi. short circuit between lsi terminals, terminals and power source, terminal and gnd due to foreign matters may also result in lsi damage. (7) use in strong electromagnetic fields may cause malfunction. therefore, please ev aluate the design sufficiently.
technical note 15/16 br35h -wc series www.rohm.com 2011.03 - rev.c ? 2011 rohm co., ltd. all rights reserved. ordering part number package specifications ? order quantity needs to be multiple of the minimum quantity. embossed carrier tape tape quantity direction of feed the direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand 2500pcs e2 () direction of feed reel 1pin (unit : mm) sop8 0.90.15 0.3min 4 + 6 ? 4 0.17 +0.1 - 0.05 0.595 6 43 8 2 5 1 7 5.00.2 6.20.3 4.40.2 (max 5.35 include burr) 1.27 0.11 0.420.1 1.50.1 s 0.1 s ? order quantity needs to be multiple of the minimum quantity. embossed carrier tape tape quantity direction of feed the direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand 2500pcs e2 () direction of feed reel 1pin (unit : mm) sop-j8 4 + 6 ?4 0.20.1 0.45min 234 5678 1 4.90.2 0.545 3.90.2 6.00.3 (max 5.25 include burr) 0.420.1 1.27 0.175 1.3750.1 0.1 s s direction of feed reel ? order quantity needs to be multiple of the minimum quantity. embossed carrier tape tape quantity direction of feed the direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand 3000pcs e2 () 1pin (unit : mm) tssop-b8 0.08 s 0.08 m 4 4 234 8765 1 1.0 0.05 1pin mark 0.525 0.245 +0.05 ?0.04 0.65 0.145 +0.05 ?0.03 0.1 0.05 1.2max 3.0 0.1 4.4 0.1 6.4 0.2 0.5 0.15 1.0 0.2 (max 3.35 include burr) s b r 3 5 h 1 6 0 f w c rohm type bus type 35: spi operating temperature h:-40 to +125 capacity 160=16k 320=32k 640=64k 128=128k double cell e 2 package fvm : msop8 fvt : tssop-b8 f : sop8 fj : sop-j8 packaging and forming specification e2 embossed tape and reel tr embossed tape and reel (msop8 package only)
technical note 16/16 br35h -wc series www.rohm.com 2011.03 - rev.c ? 2011 rohm co., ltd. all rights reserved. package specifications (continue) direction of feed reel ? order quantity needs to be multiple of the minimum quantity. embossed carrier tape tape quantity direction of feed the direction is the 1pin of product is at the upper right when you hold reel on the left hand and you pull out the tape on the right hand 3000pcs tr () 1pin (unit : mm) msop8 0.08 s s 4.00.2 8 3 2.80.1 1 6 2.90.1 0.475 4 57 (max 3.25 include burr) 2 1pin mark 0.9max 0.750.05 0.65 0.080.05 0.22 +0.05 ?0.04 0.60.2 0.290.15 0.145 +0.05 ?0.03 4 + 6 ?4
r1120 a www.rohm.com ? 2011 rohm co., ltd. all rights reserved. notice rohm customer support system http://www.rohm.com/contact/ thank you for your accessing to rohm product informations. more detail product informations and catalogs are available, please contact us. notes no copying or reproduction of this document, in part or in whole, is permitted without the consent of rohm co.,ltd. the content specied herein is subject to change for improvement without notice. the content specied herein is for the purpose of introducing rohm's products (hereinafter "products"). if you wish to use any such product, please be sure to refer to the specications, which can be obtained from rohm upon request. examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the products. the peripheral conditions must be taken into account when designing circuits for mass production. great care was taken in ensuring the accuracy of the information specied in this document. however, should you incur any damage arising from any inaccuracy or misprint of such information, rohm shall bear no responsibility for such damage. the technical information specied herein is intended only to show the typical functions of and examples of application circuits for the produc ts. rohm does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by rohm and other parties. rohm shall bear no responsibility whatsoever for any dispute arising from the use of such technical information. the products specied in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, ofce-automation equipment, commu- nication devices, electronic appliances and amusement devices). the products specied in this document are not designed to be radiation tolerant. while rohm always makes efforts to enhance the quality and reliability of its products, a product may fail or malfunction for a variety of reasons. please be sure to implement in your equipment using the products safety measures to guard against the possibility of physical injury, re or any other damage caused in the event of the failure of any product, such as derating, redundancy, re control and fail-safe designs. rohm shall bear no responsibility whatsoever for your use of any product outside of the prescribed scope or not in accordance with the instruction manual. the products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel- controller or other safety device). rohm shall bear no responsibility in any way for use of any of the products for the above special purposes. if a product is intended to be used for any such special purpose, please contact a rohm sales representative before purchasing. if you intend to export or ship overseas any product or technology specied herein that may be controlled under the foreign exchange and the foreign trade law, you will be required to obtain a license or permit under the law.


▲Up To Search▲   

 
Price & Availability of BR35H160FVM-WCE2

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X