View DMC42C2008_1531502.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 4bit single chip microcontroller DMC42C2008 description feature the DMC42C2008 is a 4-bit single chip micro- memory mapped i/o computer with 8k bytes rom, and is manufactured with cmos silicon gate technology. program memory : 8192 x 10 bits the DMC42C2008 includes peripherals such as 8-bit timer/event counters, 4-bit a/d converter, 14-bit data memory : 512 x 4 bits pwm, 8-bit pwm, 6-bit pwm, watchdog timer, 4-ch external interrupts and osd controller. instructions it provides the hardware features, architectural - various bit manipulation enhancements and instructions that are necessary - 8 bit data transfer, compare, arithmatic to make it a powerful and cost effective controller - 7 bit relative branch for applications requiring up to 64k bytes of program- - 1 byte absolute call mable memory. instruction cycle times - main ( xi = 4.19mhz ) . 15.3 us ( xi/64 = 65.5khz ) pin configuration . 1.91 us ( xi/8 = 524.0khz ) . 0.95 us ( xi/4 = 1.05mhz ) 4 register bank pc.0/pwm14 pc.1/pwm60 general register p8.3 pc.2/pwm61 - 8 x 4 bit x 4 banks p0.3/int3 pc.3/pwm62 p0.2/int2 pwmotb/80 accumulator p0.1/int1 pwmotb/81 - bit accumulator (cy), 4 bit accumulator (a), p0.0/int0 pwmotb/82 8 bit accumulator (xa) xi p3.0 xo p3.1 multiple vectored interrupt source resetb p3.2 - external interrupts : 4 p8.2 p3.3 - internal interrupts : 3 v ss p1.0 - vsync interrupts : 1 p8.1 p1.1 p8.0 p1.2 watch timer v dd p1.3 - fast mode : 3.91 msec p2.3 vblnkpad - normal mode : 0.5 sec p2.2 vbpad - buzzer output : 1, 2, 4 khz p2.0 p6.1/vgpad p2.1 p6.0/vrpad basic interval timer oscin vsyncbp - 8 kinds of period oscout hsyncbp - used stabilization wait timer to wake up stop mode two 8-bit timer / event counters 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 d m c 4 2 c 2 0 0 8
2 4bit single chip microcontroller DMC42C2008 4 bit a/d converter power saving mode programmable comparator input - stop : main clock, cpu clock stop afc input signal detection circuit - stby : only cpu clock stop main clock operation pwm - 14 bits pwm output x 1ch package : 40 dip - 8 bits pwm output x 3ch - 6 bits pwm output x 3ch 29 i/o pins - cmos i/o pins : 22 (digital cmos levels schmitt triggered) - pwm pins : 7 osd controller spec. character rom ; 12 x 16 x 96 bits display mode ; 3 modes character, fringe, video ram ; 120 x 10 bits background osd clock ; 4mhz ~ 7mhz background color ; 8 colors - character background area mode character number ; 96 - all tv display area mode display capacity ; 20 columns x 6 lines osd oscillator control modes ; (120 character) (always oscillate, oscillates only in the display period character size ; 16 kinds (4 x 4 kinds) lc oscillator) - horizontal 1t, 2t, 3t, 4t/dots - vertical 1h, 2h, 3h, 4h/dots display position ; 1'st line, 2'nd line variable character color ; 8 colors black, blue, green, red, structure of character magenta, yellow, white, 12 (width) x 16 (height) dots cyan vsync interrupt
3 4bit single chip microcontroller DMC42C2008 ti0/p0.0 to0/p2.2 ti1/p0.1 to1/p2.3 int0/p0.0 int1/p0.1 int2/p0.2 int3/p0.3 14bit red output green 8bit output blue 6bit f x /2 cpu blank output clock hsync ad0-ad4 vsync oscin oscout v dd v ss resetb test p2.0/clo xi xo watch dog timer basic interval timer timer/ event counter 0 interrupt control pwm 14 bit pwm 8 bit pwm 6 bit 4-bit adc dmc42core program (8192 x 10bits) data memory (512 x 4bits) clock output control clock divider clock genera- tor stand -by control port 0 port 1 portc port 8 port 6 port 3 port 2 pwmot osd p0.0- p0.3 p1.0-p1.3 pc.0- p8.0-p8.3 p6.0- p3.0-p3.3 p2.0-p2.3 pwmot b timer/ event counter 1 irqbt irqtc0 irqtc1 n block diagram
4 4bit single chip microcontroller DMC42C2008 program memory (rom) vector address contents prioty interrupt suorce 0000h vector 0000h 0 reset reset signal address area 0002h 1 irqbt basic interval timer 001fh 0004h 2 irq0 external interrupt 0 0020h zero-page 0006h 3 irq1 external interrupt 1 call area 0008h 4 irqtc0 timer event counter 0 002fh 000ah 5 irqtc1 timer event counter 1 0060h 000ch 6 irq2 external interrupt 2 000eh 0010h 8 irq3 external interrupt 3 0012h 0014h 10 irqad 8 bit adc 8k byte 0016h 0018h 12 irqwt watch timer 001ah 001ch 1fffh 001eh 15 - reserved data memory (ram) direct indirect stack general m @hl @de @dl register $00 rb=0 rb=1 page0 rb=2 rb=4 (256 byte) mp=0 sps=0 $ff $00 page1 (256 byte) mb=0 mb=0 mp=1 sps=1 bank 0 $ff (1k) $00 200~27f page2 osd ram (256 byte) mp=2 sps=2 $ff $00 page3 i/o (256 byte) memory mp=3 ; usable $ff
5 4bit single chip microcontroller DMC42C2008 i/o address map address hardware module name r/w addressing unit remarks initial b3 b2 b1 b0 1 bit 4 bit 8bit value 318h stack pointer low (spl) r/w o stack pointer low e 319h stack pointer high (sph) r/w o stack pointer high f 31ah sp3 sp2 sp1 sp0 r/w o stack page select low (spsl) 0 31bh - - sp5 sp4 r/w o stack page select high (spsh) 0 31ch ac is1 is0 r/w o o o psw low (pswl) 0 31dh cy z ov t psw high (pswh) 0 320h t/e counter mode register 0 w 320h.3 o clock source select. counter 00 321h (tmod0) start (ch0) 322h t/e counter register 0 r readable count value (ch0) 00 323h (tmcnt0) 324h t/e reference register 0 w count reference register (ch0) ff 325h (tmref0) 326h t/e counter mode register 1 w 326h.3 clock source select. counter start 00 327h (tmod1) (ch1) 328h t/e counter register 1 r readable count value (ch1) 00 329h (tmcnt1) 32ah t/e reference register 1 w count reference register (ch1) ff 32bh (tmref1) 332h basic timer mode register(bmod) r/w 332h.3 clock select, bit start 0 334h basic interval timer count r readable count register 00 335h register(bitcnt) 336h watch timer mode register r/w 336h.3 clock/buzzer select. bit3 00 337h (wmod) readable 338h watch dog timer mode register w clock source sel. timer en/dis 00 (wdtm) 339h wdtf r wdt flag 0 340h pwm mode register0(pwmod0) r/w 6.14bit pwm counter en/dis 0 342h pwm0 data register high w o 14bit pwm data register high 00 343h (pwmodh) 344h pwm0 data register low w o 14bit pwm data register low 00 345h (pwmodl) 346h pwm channel start mode register w o 6bit*6ch, 14bit pwm start en/dis 00 347h (pwmsm) 348h pwm60 data register (pwmdr0) w o 6bit pwm channel 0 data register 00 349h 34ah pwm61 data register (pwmdr1) w o 6bit pwm channel 1 data register 00 34bh 34ch pwm62 data register (pwmdr2) w o 6bit pwm channel 2 data register 00 34dh 354h pwm3 pwm2 pwm1 pwm0 w o pwm output enable mode 00 355h pwm6 pwm5 pwm4 register (pwm0 = 14bit) 358h pwm mode register 1 (pwmod1) w o 8bit pwm control 35ah pwm80 data register (pwmdr80) w o 8bit pwm channel 0 data register 00 35bh
6 4bit single chip microcontroller DMC42C2008 address hardware module name r/w addressing unit remarks initial b3 b2 b1 b0 1 bit 4 bit 8bit value 35ch pwm81 data register (pwmdr81) w o 8bit pwm channel 1 data register 00 35dh 35eh pwm82 data register (pwmdr82) w o 8bit pwm channel 2 data register 00 35fh 360h 1'st line horizontal display mode w o 1'st line horizontal position set. 00 361h register (hdpm1) 000000h-111111h 362h 1'st line vertical display mode w o 1'st line vertical position set. 00 363h register (vdpm1) 000000h-111111h 364h h/v character size mode w o 1, 2, 3, 4tc/dot 00 365h register (hvsmod) 1, 2, 3, 4h/dot 366h display mode & background color w o dspon, r/g/b control 00 367h register (dbcm) 368h w o osd out enable 0 36ah i/o polarity control register w o y(blk), r/g/b output, h/vsync 00 36bh (polcon) control 36ch 2'nd line horizontal display mode w o 2'nd line horizoncal position set. 00 36dh register (hdpm2) 000011h-111111h 36eh 2'nd line vertical display mode w o 2'nd line vertical position set. 00 36fh register (vdpm2) 000000h-111111h 380h adc4 mode register (adcm4) w o reference voltage setting. start 00 381h 382h adc4 output latch (adcol4) r o conversion data 0 3a0h power control register o system clock select, idle, stop 00 (pcon) r/w mode 3a2h operating mode register (scmod) r/w o main/sub system clock select 0 3a4h clock output mode register w o cpu clock output select, clock 00 (clomd) out en/dis 3b2h power on flag (ponf) p/w 3b2h.0 o power on reset flag 0 3c2h ime r/w 3c2h.3 o interrupt priorty select, ime flag. 00 3c3h ipsr3 ipsr2 ipsr1 ipsr0 3c4h external interrupt mode register0 w o external interrupt 0 edge 00 (imod0) detection 3c5h external interrupt mode register1 w o external interrupt 1 edge 00 (imod1) detection 3c6h external interrupt mode register2 w o external interrupt 2 edge 00 (imod2) detection 3c7h external interrupt mode register3 w o external interrupt 3 edge 00 (imod3) detection 3d8h ie2 irq2 iebt irqbt r/w o o interrupt en/irq flag 0 3d9h iewt irqwt r/w o o interrupt en/irq flag 0 3dah r/w o o interrupt en/irq flag 0 3dbh ietc1 irqtc1 ietc0 irqtc0 r/w o o interrupt en/irq flag 0 3dch ie1 irq1 ie0 irq0 r/w o o interrupt en/irq flag 0 3ddh r/w o o interrupt en/irq flag 0 3deh ie3 irq3 r/w o o interrupt en/irq flag 0
7 4bit single chip microcontroller DMC42C2008 address hardware module name r/w addressing unit remarks initial b3 b2 b1 b0 1 bit 4 bit 8bit value 3e0h pw03 pw02 pw01 pw00 w o port 0, 1 mode register (pmga) 00 3e1h pw13 pw12 pw11 pw10 3e2h pw23 pw22 pw21 pw20 w o port 2, 3 mode register (pmgb) 00 3e3h pw33 pw32 pw31 pw30 3e6h pw63 pw62 pw61 pw60 w o port 6, 7 mode register (pmgd) 00 3e7h pw73 pw72 pw71 pw70 3e8h pw83 pw82 pw81 pw80 w o port 8, 9 mode register (pmge) 00 3e9h pw93 pw92 pw91 pw90 3ech pwc3 pwc2 pwc1 pwc0 w o port c, d mode register (pmgg) 00 3edh pwd3 pwd2 pwd1 pwd0 3f0h port0 (r0) r/w o o r0 port data regiter 0 3f1h port1 (r1) r/w o o r1 port data regiter 0 3f2h port2 (r2) r/w o o r2 port data regiter 0 3f3h port3 (r3) r/w o o r3 port data regiter 0 3f6h port6 (r6) r/w o o r6 port data regiter 0 3f8h port8 (r8) r/w o o r8 port data regiter 0 3fch portc (rc) r/w o o rc port data regiter 0
8 4bit single chip microcontroller DMC42C2008 pin description pin shared i/o function reset port symbol pin type p0.0 int0/ti0 * external interrupt input port by means of epa11 the rising/falling edge detection p0.1 int0/ti1 input bps epa12 i/o pur(m.o) p0.2 int2 * event pulse input port for the timer/event epa13 counter 1bit data input port p0.3 int3 (except ; int2, int3) (port0) cex p1.0-p1.3 epd0---epd3 i/o * 4 bit i/o port (port1) input, pur(m.o) bps p2.0 clo i/o * clock output port (port2) input, pur(m.o) bps p2.1 compin i/o * compare analog input input bpas * 4 bit i/o port (port2) pur(m.o) p2.2 --- i/o * 4 bit i/o port (port2) input bps p2.3 --- pur(m.o) p3.0-p3.3 epa4---epa7 i/o * 4 bit i/o port (port3) input, pur(m.o) bp-pdnd p6.0 --- i/o * osd red, green, output port (port6) input bp-pdnds p6.1 epd4 pur(m.o) p8.0-p8.2 epa8--epa10 i/o * 4 bit i/o port input bps p8.3 pur(m.o) pc.0 pwm14 o pwm14 output port push pull (portc) high level op epa0 pc.1-pc.3 pwm6 o pwm6 output port open drain (portc) high level od epa1---epa3 pwmot80 pwm8 only pwm8 output port open drain high level pwmot81 pwm8 o (pwmotb) od pwmot82 pwm8 hsync --- i osd horizontal signal input port input ip vsync v pp oex i osd vertical signal input port input ip vbpad --- o video blue signal output port high level op vblkpad --- o video blank signal output port high level op xi --- i main oscillator input xo --- o main oscillator output oscin --- i osd oscillator input oscout --- o osd oscillator output resetb --- i reset port
9 4bit single chip microcontroller DMC42C2008 i/o circuits note) pur : pull-up resistor m.o : mask option ou bp-pdnds bp-pdnd od v ss data output disable schmitt trigger bps v dd v dd pur (m.o pa v ss output enable data internal bd data interna v dd pur (m.o) pa v ss outpu t v d v dd pur (m.o) pa data outpu t output tr disable v ss interna outpu t data interna pa pur (m.o) v dd v dd v ss bpas data outpu t v dd v dd pur (m.o) pa v ss analog input control interna l analog input output tr disable output tr disable output tr disable
10 4bit single chip microcontroller DMC42C2008 xi systop interna oscout oscin interna xi xo osc x-tal ip op v ss v ss
11 4bit single chip microcontroller DMC42C2008 absolute maximum ratings (t a = 0 ? to 70 ? , v dd = 5v 10%, f x = 4.19mhz) parameter symbol condition rating unit supply voltage - -0.3 to +7.0 v input voltage all i/o ports -0.3 to v dd +0.3 v output voltage all i/o ports -0.3 to v dd +0.3 v output current high one i/o port active -10 ma all i/o ports active -100 output current low one i/o port active 20 ma all i/o ports active 200 operating temperature industrial -40 to +85 ? commercial 0 to +70 storage temperature t stg - -55 to +125 ? * exceeding beyond those listed values under "absolute maximum ratings" may cause permanent damage to the device. v dd v i v o i oh i ol t a
12 4bit single chip microcontroller DMC42C2008 dc electrical characteristics parameter symbol test limit unit condition min. typ. max. high level port 0, 1, 2, 6, 8, hsync, vsync, resetb - input voltage (schmitt input) v - port 3 - low level port 0, 1, 2, 6, 8, hsync, vsync, resetb 0 - input voltage (schmitt input) v 0 - port 3 0 - high level port 0, 1, 2, 3, 6, 8, pc0, vbpad, vblkpad v dd - 0.4 - - v output voltage low level port 0, 1, 2, 3, 6, 8, pc0, vbpad, vblkpad - - 0.4 output voltage pc1, pc2, pc3, pwmot8 (0 ~ 2) - - 0.4 v open drain pc1, pc2, pc3, pwmot8 (0 ~ 2) - - 2 high level input all pin except xi, oscin - 1.2 3 leakage current xi, oscin - 5 15 ua low level input all pin except xi, oscin - -1.2 -3 leakage current xi, oscin - -5 -15 supply current dynamic - - 10 main clock (xi) mode v dd = 5v 10% ma = 4.19mhz idle - - 5 mode v il1 v ih1 i il v ol v oh (i oh = - 0.75ma) xi, oscin xi, oscin i ih v ih2 v ih3 0.8 v v dd - 0.5 0.7 v dd v dd v dd v il2 v il3 0.3 0.2 v 0.4 i dd1 (i ol = 1ma) (i ol = 0.75ma) (i ol = 10ma) (v ss = 0, v dd = 5v 10%, t a = 25 ? , f x = 4.19mhz)
13 4bit single chip microcontroller DMC42C2008 dc electrical characteristics parameter symbol test limit unit condition min. typ. max. supply current dynamic - - 2 main clock (xi) mode v dd = 3v 10% ma = 2mhz idle - - 1 mode main clock (xi) stop v dd = 5v 10% - - 5 ua = 4.19mhz mode - - 3 internal pull-up all ports - - 40 resistor (m.o) vi or vo = 0v, vdd = 5v pull-up v i = 0v, v dd = 5v 10% 20 - 60 kohm resistor resetb i dd2 i dd3 (v ss = 0, v dd = 5v 10%, t a = 25 ? , f x = 4.19mhz) r l1 r pu
14 4bit single chip microcontroller DMC42C2008 ac electrical characteristics (t a = -40 to +85 ? , v dd = 2.7 to 6.0v) parameter symbol test condition min. typ. max. unit cycle time 0.95 - 64 us 3.8 - 64 us ti input frequency 0 - 1 mhz 0 - 275 khz ti input high, low 0.48 - - us level width 1.8 - - us int 0 ~ 4 input level 5 - - us high, low 5 - - us resetb low level 5 - - us hsync start to vosc stop tdhsol 1tpc 2tpv hsync end to vosc start tdhsoh 1tpv v dd = 4.5 to 6.0v v dd = 2.7 to 3.3v v dd = 4.5 to 6.0v v dd = 2.7 to 3.3v v dd = 4.5 to 6.0v t cy f ti t tih t til t rsl v dd = 2.7 to 3.3v t inth t intl
15 4bit single chip microcontroller DMC42C2008 ac timing measurement points (except xi and xti) hsync internal/osc2 on-screen-display measurement points 0.8v d 0.2v d 0.8v d 0.2v d 1/xi 1/xti 1/f ti t int t int t xl t xh t xtl t xt t til t tih t rs v dd - 0.4v v dd - 0.4v 0.8v d 0.2v d 0.8v d 0.2v d 0.2v d clock timing xi xti ti0 interrupt input timing int0~3 reset resetb input timing timer event counter tdhsol tdhsoh
16 4bit single chip microcontroller DMC42C2008 ram data retention characteristics ( in stop mode ) (t a = -40 to +85 ? ) parameter symbol test condition min. typ. max. unit 2.0 - 6.0 v - 0.1 10 ua 0 - - us when released by resetb - 2 17 /fx - ms - note 1) - ms note 1) depends on the setting of the basic interval timer mode register. (refer to the table below) ( f x = 4.19mhz ) bmod2 bmod1 bmod0 oscillation stabilization 0 0 0 2 20 /f x (approximately 250ms) 0 1 1 2 17 /f x (approximately 31.3ms) 1 0 0 2 15 /f x (approximately 7.82ms) 1 0 1 2 13 /f x (approximately 1.95ms) data retention supply voltage data retention supply current release signal set time v dddr i dddr t srel v dddr = 2.0v when released by interrupt signal oscillation stabilization wait time t wait
17 4bit single chip microcontroller DMC42C2008 ram data retention timing when stop mode is released by resetb input when stop mode is released by interrupt signal stop mode ram data retention v dddr v dd t srel t wai stop instruction execution operation mode stabilization wait time stop mode ram data retention v dddr v dd t srel t wai stop instruction execution reset interrupt signal (rising edge) internal reset operation stabilization wait time operation mode
18 4bit single chip microcontroller dmc42p2008 description the dmc42p2008 is a system evaluation lsi having a build in one-time-programming circuit. a programming and verification for the internal eprom is achieved by using a adaptor socket. the function of this device is exactly same as the DMC42C2008 with programming of internal eprom. the dmc42p2008 is the otp version of the DMC42C2008 with replacement of mask to eprom as as an internal rom. pin configurations p8.3 int3 / p0.3 / cex int2 / p0.2 / epa13 int1 / p0.1 / epa12 int0 / p0.0 / epa11 xi xo resetb p8.2 / epa10 v ss p8.1 / epa9 p8.0 / epa8 v dd p2.3 p2.2 p2.0 p2.1 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 d m c 4 2 p 2 0 0 8 pc.2/epa2/pwm61 pc.3/epa3/pwm62 pwmotb/81 pwmotb/82 p3.0 / epa4 p3.1 / epa5 p3.2 / epa6 p3.3 / epa7 p1.0 / epd0 p1.1 / epd1 p1.2 / epd2 p1.3 / epd3 vblnkpad vbpad p6.1 / epd4 / vgpad p6.0 / vrpad vsyncbp / v pp /oex hsyncbp pc.1/epa1/pwm60 pwmotb/80 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 oscin oscout pc.0/epa0/pwm1 dmc42p2008
19 4bit single chip microcontroller dmc42p2008 device operation the operational modes of the dmc42p2008 are listed in table 1. a single 5v power supply is required in the read mode. all inputs are ttl levels except for v pp / oex. pins mode read 5.0v program 6.0v verify 6.0v program inhibit 6.0v high z table 1. operating modes mode eprom mode user mode test table 2. the modes of dmc42p2008 dc programming characteristics limit unit min. max. input low voltage -0.1 0.8 v input high voltage 2.0 v output low voltage during verify - 0.45 v output high voltage during verify 2.4 - v quick-pulse programming 12.5 13.0 v quick-pulse programming 6.0 6.5 v cex v pp / oex v dd outpu pin name resetb v il v dd v il v ih v ol v oh v pp v dd i ol = 2.1ma v il v il v il v il v pp v il v pp v ih d in d out d out v il v ih v ih v il v pp = 12.50.5v test condition parameter symbo l i oh = -400ua
20 4bit single chip microcontroller dmc42c/p2008 package dimension [ unit : millimeter ] 40 dip .620 rad 52.30.2 13.850.35 40 1 2 21 15.500.2 15.90.10 0.40.1 1.70.2 3.320.08 3.490.31 1.860.34 2.54 0.440.06 1.260.24 0.650.15
N 1 0 2 3 0 1 2 3 4 5 0 1 2 3 4 5 m s b l s b 40 50 60 70 80 90 a0 b0 c0 d0 e0 f0 standard format (i) 30 10 20
l s b m s standard format(ii) 00 10 20 30 40 50 60 70 80 90 a0 b0 c0 d0 e0 f0 0 1 2 3 4 5

▲Up To Search▲

Price & Availability of DMC42C2008

	To Download DMC42C2008 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .