View MC34911BR2_1370565.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

document number: mc33911 rev. 8.0, 3/2010 freescale semiconductor advance information * this document contains certain information on a new product. specifications and information herein are subject to change without notice. ? freescale semiconductor, inc., 2009 - 2010. all rights reserved. lin system basis chip with dc motor pre-driver the 33911g5/bac is a serial peripheral interface (spi) controlled system basis chip (sbc), combining many frequently used functions in an mcu based system, plus a local interconnect network (lin) transceiver. the 33911 has a 5.0 v, 50 ma/60 ma low dropout regulator with full protection and reporting features. the device provides full spi readable diagnostics and a selectable timing watchdog for detecting errant operatio n. the lin protoc ol specification 2.0 and 2.1 compliant lin transceiver has waveshaping circuitry that can be disabled for higher data rates. one 50 ma/60 ma high side switch and two 150 ma/160 ma low side switches with output protection are available. all outputs can be pulse-width modulated (pwm). two high voltage inputs are available for use in contact monitoring, or as external wake-up inputs. these inputs can be used as high voltage analog inputs. the voltage on these pins is divided by a selectable ratio and available via an analog multiplexer. the 33911 has three main operating modes: normal (all functions available), sleep (v dd off, wake-up via lin, wake-up inputs (l1, l2), cyclic sense and forced wake-up), and stop (v dd on with limited current capability, wake-up via cs , lin bus, wake-up inputs, cyclic sense, forced wake-up and external reset). the 33911 is compatible with lin prot ocol specificati on 2.0, 2.1, and saej2602-2. features ? full-duplex spi interface at frequencies up to 4.0 mhz ? lin transceiver capable of up to 100 kbps with wave shaping ?one 50 ma/60 ma high side and two 150 ma/60 ma low side protected switches ? two high voltage analog/logic inputs ? configurable window watchdog ?5.0 v low drop regulator with fault detection and low voltage reset (lvr) c ircuitry ? pb-free packaging designated by suffix code ac m mcu 33911 lin interface vs1 vs2 vsense hs1 l1 l2 ls1 ls2 wdconf agnd lgnd pgnd lin vdd pwmin adout0 mosi miso sclk cs rxd txd irq rst v bat figure 1. 33911 simplified application diagram 33911 ordering information device temperature range (t a ) package mc33911g5ac/r2 - 40c to 125c 32-lqfp mc34911g5ac/r2 -40c to 85c mc33911bac/r2 - 40c to 125c mc34911bac/r2 -40c to 85c ac suffix (pb-free) 98ash70029a 32-pin lqfp system basis chip with lin 2 nd generation * see page 2 for device variations mc33910g5ac/mc3433910g5ac
analog integrated circuit device data 2 freescale semiconductor 33911 device variations mc33911g5ac/mc3433911g5ac device variations table 1. this specification su p port the following products device temperature generation mc33911g5ac - 40 to 125c 2.5 1. increase esd gun iec61000-4-2 (gun test contact with 150 pf, 330 test conditions) per formance to achieve 6.0 kv min on the lin pin . 2. immunity against iso7637 pulse 3b 3. reduce emc emission level on lin 4. improve emc immunity against rf ? target new specification including 3x68 pf 5. comply with j2602 conformance test mc34911g5ac - 40 to 85c mc33911bac/r2 - 40 to 125c 2.0 initial release mc34911bac/r2 - 40 to 85c the 33911g5 data sheet is within mc33911g5 product specifications pages 3 to 47 the 33911bac data sheet is within mc33911bac product specifications pages 48 to 88
analog integrated circuit device data freescale semiconductor 3 33911 mc33911g5 product specifications pages 3 to 47 mc33911g5ac/mc3433911g5ac mc33911g5 product specifications pages 3 to 47
analog integrated circuit device data 4 freescale semiconductor 33911 internal block diagram mc33911g5ac/mc3433911g5ac internal block diagram voltage regulator high side control module interrupt control module reset control module lvr, wd, ext c window watchdog module spi & control lin physical layer wake-up module digital input module analog input chip temperature sense module analog multiplexer module agnd pgnd hs1 l1 lin rst irq vs2 vs1 vdd pwmin miso mosi sclk cs adout0 rxd txd lgnd wdconf vs2 low side control module l2 v bat sense module vsense ls2 ls1 internal bus lvi, hvi, all ot (vdd,hs,ls,lin,sd) figure 2. 33911g5 simplif ied internal block diagram
analog integrated circuit device data freescale semiconductor 5 33911 pin connections mc33911g5ac/mc3433911g5ac pin connections 8 pwmin 7 adout0 5 sclk 4 mosi 3 miso 1 rxd 2 txd 6 cs 17 ls2 18 pgnd 20 nc* 21 nc* 22 l2 24 nc* 23 l1 19 ls1 25 hs1 26 vs2 28 nc* 29 vsense 30 nc* 32 agnd 31 vdd 27 vs1 16 nc* 15 nc* 13 lin 12 wdconf 11 nc* 9 rst 10 irq 14 lgnd * see recommendation in table below figure 3. 33911 pin connections table 2. 33911 pin definitions a functional description of each pin can be found in the functional pin description section beginning on page 24 . pin pin name formal name definition 1 rxd receiver output this pin is the receiver output of the lin interface which reports the state of the bus voltage to the mcu interface. 2 txd transmitter input this pin is the transmitter input of the lin interface which controls the state of the bus output. 3 miso spi output spi (serial peripheral interface) data output. when cs is high, pin is in the high-impedance state. 4 mosi spi input spi (serial peripheral interface) data input. 5 sclk spi clock spi (serial peripheral interface) clock input. 6 cs spi chip select spi (serial peripheral interface) chip select input pin. cs is active low. 7 adout0 analog output pin 0 analog multiplexer output. 8 pwmin pwm input high side and low side pulse width modulation input. 9 rst internal reset i/o bidirectional reset i/o pin - driven lo w when any internal reset source is asserted. rst is active low. 10 irq internal interrupt output interrupt output pin, indicating wake-up events from stop mode or events from normal and normal request modes. irq is active low. 11 & 30 nc not connected this pin must not be connected.
analog integrated circuit device data 6 freescale semiconductor 33911 pin connections mc33911g5ac/mc3433911g5ac 12 wdconf watchdog configuration pin this input pin is for configuration of the watchdog period and allows the disabling of the watchdog. 13 lin lin bus this pin represents the single-wire bus transmitter and receiver. 14 lgnd lin ground pin this pin is the device lin ground connecti on. it is internally connected to the pgnd pin. 15,16, 20 & 21 nc not connected this pin must not be connected or connected to ground. 17 19 ls2 ls1 low side outputs relay drivers low side outputs. 18 pgnd power ground pin this pin is the device low side ground co nnection. it is internally connected to the lgnd pin. 22 23 l2 l1 wake-up inputs these pins are the wake -up capable digital inputs (1) . in addition, all lx inputs can be sensed analog via the analog multiplexer. 24 nc not connected this pin must not be connected or connected to vs2. 25 hs1 high side output high side switch output. 26 27 vs2 vs1 power supply pin these pins are device battery level power supply pins. vs2 is supplying the hs1 driver while vs1 supplies the remaining blocks. (2) 28 nc not connected this pin can be left opening or connected to any potential ground or power supply 29 vsense voltage sense pin battery voltage sense input. (3) 31 vdd voltage regulator output +5.0 v main voltage regulator output pin. (4) 32 agnd analog ground pin this pin is the device analog ground connection. notes 1. when used as digital input, a series 33 k : resistor must be used to protect against automotive transients. 2. reverse battery protection series diodes must be us ed externally to protect the internal circuitry. 3. this pin can be connected directly to the battery line for vo ltage measurements. the pin is self protected against reverse ba ttery connections. it is strongly recommended to connect a 10 k : resistor in series with this pin for protection purposes. 4. external capacitor (2.0 f < c < 100 f; 0.1 : < esr < 10 : ) required. table 2. 33911 pin definitions a functional description of each pin can be found in the functional pin description section beginning on page 24 . pin pin name formal name definition
analog integrated circuit device data freescale semiconductor 7 33911 electrical characteristics maximum ratings mc33911g5ac/mc3433911g5ac electrical characteristics maximum ratings table 3. maximum ratings all voltages are with respect to ground unless otherwise no ted. exceeding these ratings may cause a malfunction or permanent damage to the device. ratings symbol value unit electrical ratings supply voltage at vs1 and vs2 normal operation (dc) transient conditions (load dump) v sup(ss) v sup(pk) -0.3 to 27 -0.3 to 40 v supply voltage at vdd v dd -0.3 to 5.5 v input / output pins voltage (5) cs , rst , sclk, pwmin, adout0, mosi, miso, txd, rxd interrupt pin (irq ) (6) v in v in(irq) -0.3 to v dd +0.3 -0.3 to 11 v hs1 pin voltage (dc) v hs - 0.3 to v sup +0.3 v ls1 and ls2 pin voltage (dc) v ls -0.3 to 45 v l1 and l2 pin voltage normal operation with a series 33k resistor (dc) transient input voltage with external component (according to iso7637-2) (see figure 5 , page 20 ) v lxdc v lxtr -18 to 40 100 v vsense pin voltage (dc) v vsense -27 to 40 v lin pin voltage normal operation (dc) transient input voltage with external component (according to iso7637-2) (see figure 4 , page 20 ) v busdc v bustr -18 to 40 -150 to 100 v vdd output current i vdd internally limited a notes 5. exceeding voltage limits on spec ified pins may cause a malfunction or permanent damage to the device. 6. extended voltage range for programming purpose only.
analog integrated circuit device data 8 freescale semiconductor 33911 electrical characteristics maximum ratings mc33911g5ac/mc3433911g5ac esd capability aecq100 human body model - jesd22/a114 (c zap = 100 pf, r zap = 1500 : ) lin pin l1 and l2 all other pins charge device model - jesd22/c101 (c zap = 4.0 pf corner pins (pins 1, 8, 9, 16, 17, 24, 25 and 32) all other pins (pins 2-7, 10-15, 18-23, 26-31) according to lin conformance test specification / lin emc test specification, august 2004 (c zap = 150 pf, r zap = 330 : ) contact discharge, unpowered lin pin with 220 pf lin pin without capacitor vs1/vs2 (100 nf to ground) lx inputs (33 k : serial resistor) according to iec 61000-4-2 (c zap = 150 pf, r zap = 330 : ) unpowered lin pin with 220 pf and without capacitor vs1/vs2 (100 nf to ground) lx inputs (33 k : serial resistor) v esd1-1 v esd1-2 v esd1-3 v esd2-1 v esd2-2 v esd3-1 v esd3-2 v esd3-3 v esd3-4 v esd4-1 v esd4-2 v esd4-3 8.0k 6.0k 2000 750 500 20k 11k > 12k 6000 8000 8000 8000 v thermal ratings operating ambient temperature (7) 33911 34911 t a -40 to 125 -40 to 85 q c operating junction temperature t j -40 to 150 q c storage temperature t stg -55 to 150 q c thermal resistance, junction to ambient natural convection, single layer board (1s) (7) , (8) natural convection, four layer board (2s2p) (7) , (9) r t ja 85 56 q c/w thermal resistance, junction to case (10) r t jc 23 q c/w peak package reflow temperature during reflow (11) , (12) t pprt note 12 c notes 7. junction temperature is a function of on-chip power dissipat ion, package thermal resistance, mounting site (board) temperatur e, ambient temperature, air flow, power dissipation of othe r components on the board, and board thermal resistance. 8. per jedec jesd51-2 with the singl e layer board (jesd51-3) horizontal. 9. per jedec jesd51-6 with the board (jesd51-7) horizontal. 10. thermal resistance between the die and the case top surface as measured by the cold plate method (mil spec-883 method 1012.1 ). 11. pin soldering temperature limit is for 10 seconds maximum du ration. not designed for immersion soldering. exceeding these li mits may cause malfunction or permanent damage to the device. 12. freescale?s package reflow capability m eets pb-free requirements for jedec standard j-std-020c. for peak package reflow temperature and moisture sensitivity levels (msl), go to www.freescale.com, search by part number [e.g. remove prefixes/suffixe s and enter the core id to view all orderable parts. (i .e. mc33xxxd enter 33xxx), and review parametrics. table 3. maximum ratings (continued) all voltages are with respect to ground unless otherwise no ted. exceeding these ratings may cause a malfunction or permanent damage to the device. ratings symbol value unit
analog integrated circuit device data freescale semiconductor 9 33911 electrical characteristics static electrical characteristics mc33911g5ac/mc3433911g5ac static electrical characteristics table 4. static electric al characteristics characteristics noted under conditions 5.5 v d v sup d 18 v, -40c d t a d 125c for the 33911 and -40c d t a d 85c for the 34911, unless otherwise not ed. typical values noted reflect th e approximate parameter mean at t a = 25c under nominal conditions, unless otherwise noted. characteristic symbol min typ max unit supply voltage range (vs1, vs2) nominal operating voltage v sup 5.5 ? 18 v functional operating voltage (13) v supop ? ? 27 v load dump v supld ? ? 40 v supply current range ( v sup = 13.5 v) normal mode (i out at v dd = 10 ma), lin recessive state (14) i run ? 4.5 10 ma stop mode, vdd on with i out = 100 a, lin recessive state (14) , (15) , (16) , (17) 5.5 v < v sup < 12 v v sup = 13.5 v 13.5 v < v sup < 18 v i stop ? ? ? 47 62 180 80 90 400 a sleep mode, vdd off, lin recessive state (14) , (16) 5.5 v < v sup < 12 v v sup = 13.5 v 13.5 v d v sup < 18 v i sleep ? ? ? 27 33 160 35 48 300 a cyclic sense supply current adder (18) i cyclic ? 10 ? a supply under/over-voltage detections power-on reset (batfail) (19) threshold (measured on vs1) (18) hysteresis (measured on vs1) (18) v batfail v batfail_hys 1.5 ? 3.0 0.9 3.9 ? v v sup under-voltage detection (vsuv flag) (normal and normal request modes, interrupt generated) threshold (measured on vs1) hysteresis (measured on vs1) v suv v suv_hys 5.55 ? 6.0 0.2 6.6 ? v v sup over-voltage detection (vsov fl ag) (normal and normal request modes, interrupt generated) threshold (measured on vs1) hysteresis (measured on vs1) v sov v sov_hys 18 ? 19.25 1.0 20.5 ? v notes 13. device is fully functional . all features are operating. 14. total current (i vs1 + i vs2 ) measured at gnd pins excluding all loads, cyclic sense disabled. 15. total i dd current (including loads) below 100 a. 16. stop and sleep modes current will increase if v sup exceeds13.5 v. 17. this parameter is guaranteed after 90 ms. 18. this parameter is guaranteed by proc ess monitoring but not production tested. 19. the flag is set during power up sequence. to clear the flag, a spi read must be performed.
analog integrated circuit device data 10 freescale semiconductor 33911 electrical characteristics static electrical characteristics mc33911g5ac/mc3433911g5ac voltage regulator (20) (vdd) normal mode output voltage 1.0 ma < i vdd < 50 ma; 5.5 v < v sup < 27 v v ddrun 4.75 5.00 5.25 v normal mode output current limitation i vddrun 60 110 200 ma dropout voltage (21) i vdd = 50 ma v dddrop ? 0.1 0.25 v stop mode output voltage i vdd < 5.0 ma v ddstop 4.75 5.0 5.25 v stop mode output current limitation i vddstop 6.0 13 36 ma line regulation normal mode, 5.5 v < v sup < 18 v; i vdd = 10 ma stop mode, 5.5 v < v sup < 18 v; i vdd = 1.0 ma lr run lr stop ? ? ? ? 25 25 mv load regulation normal mode, 1.0 ma < i vdd < 50 ma stop mode, 0.1 ma < i vdd < 5.0 ma ld run ld stop ? ? ? ? 80 50 mv over-temperature prewarning (junction) (22) interrupt generated, vddot bit set t pre 90 115 140 c over-temperature prewarning hysteresis (22) t pre_hys ? 13 ? c over-temperature shutdown temperature (junction) (22) t sd 150 170 190 c over-temperature shutdown hysteresis (22) t sd_hys ? 13 ? c rst input/output pin (rst ) vdd low voltage reset threshold v rst th 4.3 4.5 4.7 v low-state output voltage i out = 1.5 ma; 3.5 v d v sup d 27 v v ol 0.0 ? 0.9 v high-state output current (0 v < v out < 3.5 v) i oh -150 -250 -350 a pull-down current limitation (internally limited) v out = v dd i pd_max 1.5 ? 8.0 ma low-state input voltage v il -0.3 ? 0.3 x v dd v high-state input voltage v ih 0.7 x v dd ? v dd +0.3 v notes 20. specification with external capacitor 2.0 f < c < 100 f and 100 m : d esr d 10 : 21. measured when voltage has dropped 250 mv below its nominal value (5.0 v). 22. this parameter is guaranteed by pr ocess monitoring but not production tested. table 4. static electrical characteristics (continued) characteristics noted under conditions 5.5 v d v sup d 18 v, -40c d t a d 125c for the 33911 and -40c d t a d 85c for the 34911, unless otherwise not ed. typical values noted reflect th e approximate parameter mean at t a = 25c under nominal conditions, unless otherwise noted. characteristic symbol min typ max unit
analog integrated circuit device data freescale semiconductor 11 33911 electrical characteristics static electrical characteristics mc33911g5ac/mc3433911g5ac miso spi output pin (miso) low-state output voltage i out = 1.5 ma v ol 0.0 ? 1.0 v high-state output voltage i out = -250 a v oh v dd -0.9 ? v dd v tri-state leakage current 0 v d v miso d v dd i trimiso -10 ? 10 a spi input pins (mosi, sclk, cs ) low-state input voltage v il -0.3 ? 0.3 x v dd v high-state input voltage v ih 0.7 x v dd ? v dd +0.3 v mosi, sclk input current 0 v d v in d v dd i in -10 ? 10 a cs pull-up current 0 v < v in < 3.5 v i pucs 10 20 30 a interrupt output pin ( irq ) low-state output voltage i out = 1.5 ma v ol 0.0 ? 0.8 v high-state output voltage i out = -250 a v oh v dd -0.8 ? v dd v leakage current v dd d v out d v i out ? ? 2.0 ma pulse width modulation input pin (pwmin) low-state input voltage v il -0.3 ? 0.3 x v dd v high-state input voltage v ih 0.7 x v dd ? v dd +0.3 v pull-up current 0 v < v in < 3.5 v i pupwmin 10 20 30 a table 4. static electrical characteristics (continued) characteristics noted under conditions 5.5 v d v sup d 18 v, -40c d t a d 125c for the 33911 and -40c d t a d 85c for the 34911, unless otherwise not ed. typical values noted reflect th e approximate parameter mean at t a = 25c under nominal conditions, unless otherwise noted. characteristic symbol min typ max unit
analog integrated circuit device data 12 freescale semiconductor 33911 electrical characteristics static electrical characteristics mc33911g5ac/mc3433911g5ac high side output hs1 pin (hs1) output drain-to-source on resistance t j = 25c, i load = 50 ma; v sup > 9.0 v t j = 150c, i load = 50 ma; v sup > 9.0 v (23) t j = 150c, i load = 30 ma; 5.5 v < v sup < 9.0 v (23) r ds(on) ? ? ? ? ? ? 7.0 10 14 : output current limitation (24) 0 v < v out < v sup - 2.0 v i limhs1 60 90 250 ma open load current detection (25) i olhs1 ? 5.0 7.5 ma leakage current -0.2 v < v hs1 < v s2 + 0.2 v i leak ? ? 10 a short-circuit detection threshold (26) 5.5 v < v sup < 27 v v thsc v sup -2.0 ? ? v over-temperature shutdown (27) , (31) t hssd 140 160 180 c over-temperature shutdown hysteresis (31) t hssd_hys ? 10 ? c low side outputs ls1 and ls2 pins (ls1, ls2) output drain-to-source on resistance t j = 25c, i load = 150 ma, v sup > 9.0 v t j = 125c, i load = 150 ma, v sup > 9.0 v t j = 125c, i load = 120 ma, 5.5 v < v sup < 9.0 v r ds(on) ? ? ? ? ? ? 2.5 4.5 10 : output current limitation (28) 2.0 v < v out < v sup i limlsx 160 275 350 ma open load current detection (29) i ollsx ? 7.5 12 ma leakage current -0.2 v < v out < vs1 i leak ? ? 10 a active output energy clamp i out = 150 ma v clamp v sup +2.0 ? v sup +5.0 v short-circuit detection threshold (26) 5.5 v < v sup < 27 v v thsc 2.0 ? ? v over-temperature shutdown (30) , (31) t lssd 140 160 180 c over-temperature shutdown hysteresis (31) t lssd_hys ? 10 ? c notes 23. this parameter is production tested up to t a = 125c, and guaranteed by process monitoring up to t j = 150c. 24. when over-current occurs, the corresponding high side stays on with limited current capability and the hs1cl flag is set in the hssr 25. when open load occurs, the flag (hs1op) is set in the hssr 26. hs and ls automatically shutdown if hsot or lsot occurs or if the hvse flag is enabled and an over-voltage occurs. 27. when over-temperature shutdown occurs, the high side is turned off. all flags in hssr are set. 28. when over-current occurs, the corresponding low side stays on with limited current capability and the lsxcl flag is set in t he lssr 29. when open load occurs, the flag (lsxop) is set in the lssr. 30. when over-temperature shutdown occurs, both low si des are turned off. all flags in lssr are set. 31. guaranteed by characterization but not production tested table 4. static electrical characteristics (continued) characteristics noted under conditions 5.5 v d v sup d 18 v, -40c d t a d 125c for the 33911 and -40c d t a d 85c for the 34911, unless otherwise not ed. typical values noted reflect th e approximate parameter mean at t a = 25c under nominal conditions, unless otherwise noted. characteristic symbol min typ max unit
analog integrated circuit device data freescale semiconductor 13 33911 electrical characteristics static electrical characteristics mc33911g5ac/mc3433911g5ac l1 and l2 input pins (l1 and l2) low detection threshold (32) 5.5 v < v sup < 27 v v thl 2.0 2.5 3.0 v high detection threshold (32) 5.5 v < v sup < 27 v v thh 3.0 3.5 4.0 v hysteresis (32) 5.5 v < v sup < 27 v v hys 0.4 0.8 1.4 v input current (33) -0.2 v < v in < vs1 i in -10 ? 10 a analog input impedance (34) r lxin 800 1300 2000 k : analog input divider ratio (ratio lx = v lx / v adout0 ) lxds (lx divider select) = 0 lxds (lx divider select) = 1 ratio lx 0.95 3.42 1.0 3.6 1.05 3.78 analog output offset ratio lxds (lx divider select) = 0 lxds (lx divider select) = 1 v ratiolx- offset -80 -22 6.0 2.0 80 22 mv analog inputs matching lxds (lx divider select) = 0 lxds (lx divider select) = 1 lx matching 96 96 100 100 104 104 % window watchdog configuration pin (wdconf) (35) external resistor range r ext 20 ? 200 k : watchdog period accuracy with extern al resistor (excluding resistor accuracy) (36) wd acc -15 ? 15 % analog multiplexer temperature sense analog output voltage t a = -40c t a = 25c t a = 125c v adout0_temp 2.0 2.8 3.6 - 3.0 2.8 3.6 4.6 v temperature sense analog output voltage per characterization (37) t a = 25c v adout0_25 3.1 3.15 3.2 v internal chip temperature sense gain s ttov 9.0 10.5 12 mv/k internal chip temperature sense gain per characterization at 3 temperatures (37) see figure 16, temperature sense gain s ttov_3t 9.9 10.2 10.5 mv/k vsense input divider ratio (ratio vsense = v vsense / v adout0 ) 5.5 v < v sup < 27 v ratio vsense 5.0 5.25 5.5 notes 32. the unused lx pins must be connected to ground. 33. analog multiplexer input di sconnected from lx input pin. 34. analog multiplexer input connected to lx input pin. 35. for v sup 4.7 to 18 v 36. watchdog timing period ca lculation formula: t pwd [ms] = [0.466 * (r ext - 20)] + 10 with (r ext in k : 37. these limits have been defined after labo ratory characterization on 3 lots and 30 sa mples. these tighten limits could not be guaranteed by production test. table 4. static electrical characteristics (continued) characteristics noted under conditions 5.5 v d v sup d 18 v, -40c d t a d 125c for the 33911 and -40c d t a d 85c for the 34911, unless otherwise not ed. typical values noted reflect th e approximate parameter mean at t a = 25c under nominal conditions, unless otherwise noted. characteristic symbol min typ max unit
analog integrated circuit device data 14 freescale semiconductor 33911 electrical characteristics static electrical characteristics mc33911g5ac/mc3433911g5ac vsense input divider ratio (ratiovsense=vsense/vadout0) per characterization (38) 5.5 analog integrated circuit device data freescale semiconductor 15 33911 electrical characteristics static electrical characteristics mc33911g5ac/mc3433911g5ac lin physical layer, transceiver (lin) (39) operating voltage range v bat 8.0 18 v supply voltage range v sup 7.0 18 v voltage range within which t he device is not destroyed v sup_non_op -0.3 40 v current limitation for driver dominant state driver on, v bus = 18 v i bus_lim 40 90 200 ma input leakage current at the receiver driver off; v bus = 0 v; v bat = 12 v i bus_pas_dom -1.0 ? ? ma leakage output current to gnd driver off; 8.0 v v bat 18 v; 8.0 v v bus 18 v; v bus t v bat i bus_pas_rec ? ? 20 a control unit disconnected from ground (40) gnd device = v sup ; v bat = 12 v; 0 < v bus < 18 v i bus_no_gnd -1.0 ? 1.0 ma v bat disconnected; v sup_device = gnd; 0 v < v bus < 18 v (41) i busno_bat ? ? 100 a receiver dominant state v busdom ? ? 0.4 v sup receiver recessive state v busrec 0.6 ? ? v sup receiver threshold center (v th_dom + v th_rec )/2 v bus_cnt 0.475 0.5 0.525 v sup receiver threshold hysteresis (v th_rec - v th_dom ) v hys ? ? 0.175 v sup voltage drop at the serial diode in pull-up path v serdiode 0.4 1.0 v vbat_shift v shift_bat 0 11.5% v bat gnd_shift v shift_gnd 0 11.5% v bat lin wake-up threshold from stop or sleep mode (42) v buswu 5.3 5.8 v lin pull-up resistor to v sup r slave 20 30 60 k : over-temperature shutdown (43) t linsd 140 160 180 c over-temperature shutdown hysteresis t linsd_hys ? 10 ? c notes 39. parameters guaranteed for 7.0 v d v sup d 18 v. 40. loss of local ground must not affect communication in the residual network. 41. node has to sustain the current that can flow under this condition. bus must remain o perational under this condition. 42. this parameter is 100% tested on an automatic tester. howeve r, since it has not been monitored during reliability stresses, freescale does not guarantee this parameter during the product's life time. 43. when over-temperature shutdown occurs, the lin bus goes in recessive state and the flag linot in linsr is set. table 4. static electrical characteristics (continued) characteristics noted under conditions 5.5 v d v sup d 18 v, -40c d t a d 125c for the 33911 and -40c d t a d 85c for the 34911, unless otherwise not ed. typical values noted reflect th e approximate parameter mean at t a = 25c under nominal conditions, unless otherwise noted. characteristic symbol min typ max unit
analog integrated circuit device data 16 freescale semiconductor 33911 electrical characteristics dynamic electrical characteristics mc33911g5ac/mc3433911g5ac dynamic electrical characteristics table 5. dynamic electri cal characteristics characteristics noted under conditions 5.5 v d v sup d 18 v, -40c d t a d 125c for the 33911 and -40c d t a d 85c for the 34911, unless otherwise not ed. typical values noted reflect th e approximate parameter mean at t a = 25c under nominal conditions, unless otherwise noted. characteristic symbol min typ max unit spi interface timing (see figure 13 , page 23 ) spi operating frequency f spiop ??4.0mhz sclk clock period t ps clk 250 ? n/a ns sclk clock high time (44) t w sclkh 110 ? n/a ns sclk clock low time (44) t w sclkl 110 ? n/a ns falling edge of cs to rising edge of sclk (44) t lead 100 ? n/a ns falling edge of sclk to cs rising edge (44) t lag 100 ? n/a ns mosi to falling edge of sclk (44) t sisu 40 ? n/a ns falling edge of sclk to mosi (44) t sih 40 ? n/a ns miso rise time (44) c l = 220 pf t rso ? 40 ? ns miso fall time (44) c l = 220 pf t fso ? 40 ? ns time from falling or rising edges of cs to: (44) - miso low-impedance - miso high-impedance t soen t sodis 0.0 0.0 ? ? 50 50 ns time from rising edge of sclk to miso data valid (44) 0.2 x v dd d miso t 0.8 x v dd , c l = 100 pf t valid 0.0 ? 75 ns rst output pin reset low-level duration after v dd high (see figure 12 , page 23 ) t rst 0.65 1.0 1.35 ms reset deglitch filter time t rstdf 350 480 900 ns window watchdog configuration pin (wdconf) watchdog time period (45) external resistor r ext = 20 k : (1%) external resistor r ext = 200 k : (1%) without external resistor r ext (wdconf pin open) t pwd 8.5 79 110 10 94 150 11.5 108 205 ms notes 44. this parameter is guaranteed by pr ocess monitoring but not production tested. 45. watchdog timing period ca lculation formula: t pwd [ms] = [0.466 * (r ext - 20)] + 10 with (r ext in k :
analog integrated circuit device data freescale semiconductor 17 33911 electrical characteristics dynamic electrical characteristics mc33911g5ac/mc3433911g5ac l1 and l2 inputs lx filter time deglitcher (46) t wuf 8.0 20 38 p s state machine timing delay between cs low-to-high transition (at end of spi stop command) and stop mode activation (46) t stop ? ? 5.0 p s normal request mode timeout (see figure 12 , page 23 ) t nr tout 110 150 205 ms cyclic sense on time from stop and sleep mode (47) t on 130 200 270 s cyclic sense accuracy (46) -35 +35 % delay between spi command and hs /ls turn on (48) 9.0 v < v sup < 27 v t s- on ? ? 10 p s delay between spi command and hs /ls turn off (48) 9.0 v < v sup < 27 v t s- off ? ? 10 p s delay between normal request and normal mode after a watchdog trigger command (normal request mode) (46) t snr2n ? ? 10 p s delay between cs wake-up ( cs low to high) in stop mode and: normal request mode, vdd on and rst high first accepted spi command t wucs t wuspi 9.0 90 15 ? 80 n/a p s minimum time between rising and falling edge on the cs t 2 cs 4.0 ? ? p s j2602 deglitcher v sup deglitcher (49) (dis_j2602 = 0) t j2602_deg 35 50 70 p s notes 46. this parameter is guaranteed by pr ocess monitoring but not production tested. 47. this parameter is 100% tested on an automatic tester. however, since it has not been monitored during reliability stresses, freescale does not guarantee this parameter during the product's life time. 48. delay between turn on or off command (rising edge on cs ) and hs or ls on or off, excluding rise or fall time due to external load. 49. this parameter has not been monitoring during operating life test. table 5. dynamic electrical characteristics (continued) characteristics noted under conditions 5.5 v d v sup d 18 v, -40c d t a d 125c for the 33911 and -40c d t a d 85c for the 34911, unless otherwise not ed. typical values noted reflect th e approximate parameter mean at t a = 25c under nominal conditions, unless otherwise noted. characteristic symbol min typ max unit
analog integrated circuit device data 18 freescale semiconductor 33911 electrical characteristics dynamic electrical characteristics mc33911g5ac/mc3433911g5ac lin physical layer: driver characteristics for normal slew rate - 20.0kbit/sec according to lin physical layer specification (50) , (51) duty cycle 1: th rec(max) = 0.744 * v sup th dom(max) = 0.581 * v sup d1 = t bus_rec(min) /(2 x t bit ), t bit = 50 s, 7.0 v d v sup d 18 v d1 0.396 ? ? duty cycle 2: th rec(min) = 0.422 * v sup th dom(min) = 0.284 * v sup d2 = t bus_rec(max) /(2 x t bit ), t bit = 50 s, 7.6 v d v sup d 18 v d2 ? ? 0.581 lin physical layer: driver characteristics for slow slew rate - 10.4kbit/sec according to lin physical layer specification (50) , (52) duty cycle 3: th rec(max) = 0.778 * v sup th dom(max) = 0.616 * v sup d3 = t bus_rec(min) /(2 x t bit ), t bit = 96 s, 7.0 v d v sup d 18 v d3 0.417 ? ? duty cycle 4: th rec(min) = 0.389 * v sup th dom(min) = 0.251 * v sup d4 = t bus_rec(max) /(2 x t bit ), t bit = 96 s, 7.6 v d v sup d 18 v d4 ? ? 0.590 notes 50. bus load r bus and c bus 1.0 nf / 1.0 k : , 6.8 nf / 660 : , 10 nf / 500 : . measurement thresholds: 50% of txd signal to lin signal threshold defined at each parameter. see figure 6 , page 21 . 51. see figure 7 , page 21 . 52. see figure 8 , page 21 . table 5. dynamic electrical characteristics (continued) characteristics noted under conditions 5.5 v d v sup d 18 v, -40c d t a d 125c for the 33911 and -40c d t a d 85c for the 34911, unless otherwise not ed. typical values noted reflect th e approximate parameter mean at t a = 25c under nominal conditions, unless otherwise noted. characteristic symbol min typ max unit
analog integrated circuit device data freescale semiconductor 19 33911 electrical characteristics dynamic electrical characteristics mc33911g5ac/mc3433911g5ac lin physical layer: driver characteristics for fast slew rate lin fast slew rate (programming mode) sr fast ?20?v / p s lin physical layer: characteristics and wake-up timings (53) propagation delay and symmetry (54) propagation delay of receiver, t rec_pd =max (t rec_pdr , t rec_pdf ) symmetry of receiver propagation delay, t rec_pdf - t rec_pdr t rec_pd t rec_sym ? - 2.0 4.2 ? 6.0 2.0 p s bus wake-up deglitcher (sleep and stop modes) (55) , (59) , (56) t propwl 42 70 95 p s bus wake-up event reported from sleep mode (57) from stop mode (58) t wake_sleep t wake_stop ? 9.0 ? 27 1500 35 p s txd permanent dominant state delay t txddom 0.65 1.0 1.35 s pulse width modulation input pin (pwmin) pwmin pin (59) max. frequency to drive hs and ls output pins f pwmin 10 khz notes 53. v sup from 7.0 to 18 v, bus load r bus and c bus 1.0 nf / 1.0 k : , 6.8 nf / 660 : , 10 nf / 500 : . measurement thresholds: 50% of txd signal to lin signal threshold defined at each parameter. see figure 6 , page 21 . 54. see figure 9 , page 22 55. see figure 10 , page 22 for sleep and figure 11 , page 22 for stop mode. 56. this parameter is tested on automatic tester but has not been monitoring during operating life test. 57. the measurement is done with 1.0 f capacitor and 0ma current load on v dd . the value takes into account the delay to charge the capacitor. the delay is measured between the bus wake-up threshold (v buswu ) rising edge of the lin bus and when v dd reaches 3.0 v. see figure 10 , page 22 . the delay depends of the load and capacitor on v dd . 58. in stop mode, the delay is measured between the bus wake-up threshold (v buswu ) and the falling edge of the irq pin. see figure 11 , page 22 . 59. this parameter is guaranteed by pr ocess monitoring but not production tested. table 5. dynamic electrical characteristics (continued) characteristics noted under conditions 5.5 v d v sup d 18 v, -40c d t a d 125c for the 33911 and -40c d t a d 85c for the 34911, unless otherwise not ed. typical values noted reflect th e approximate parameter mean at t a = 25c under nominal conditions, unless otherwise noted. characteristic symbol min typ max unit
analog integrated circuit device data 20 freescale semiconductor 33911 electrical characteristics timing diagrams mc33911g5ac/mc3433911g5ac timing diagrams figure 4. test circuit for transient test pulses (lin) figure 5. test circuit for transient test pulses (lx) figure 6. test circuit for lin timing measurements note waveform per iso 7637-2. test pulses 1, 2, 3a, 3b. lin transient pulse pgnd generator 1.0 nf ( note ) gnd 33911 lgnd agnd l1, l2 transient pulse pgnd generator 1.0 nf (note) 10 k : note waveform per iso 7637-2. test pulses 1, 2, 3a, 3b,. gnd 33911 lgnd agnd r0 and c0 combinations: ? 1.0 k : and 1.0 nf ? 660 : and 6.8 nf ? 500 : and 10 nf v sup txd rxd lin r0 c0 c0
analog integrated circuit device data freescale semiconductor 21 33911 electrical characteristics timing diagrams mc33911g5ac/mc3433911g5ac figure 7. lin timing meas urements for normal slew rate figure 8. lin timing measurements for slow slew rate txd lin rxd t bit t bit t bus_dom (max) t bus_rec (min) t rec_pdf(1) 74.4% v sup 42.2% v sup 58.1% v sup 28.4% v sup t bus_rec (max) v lin_rec t bus_dom (min) rxd output of receiving node 1 output of receiving node 2 th rec(max) th dom(max) th rec(min) th dom(min) thresholds of receiving node 1 thresholds of receiving node 2 t rec_pdr(1) t rec_pdf(2) t rec_pdr(2) txd lin rxd t bit t bit t bus_dom (max) t bus_rec (min) t rec_pdf(1) 77.8% v sup 38.9% v sup 61.6% v sup 25.1% v sup t bus_rec (max) v lin_rec t bus_dom (min) rxd output of receiving node 1 output of receiving node 2 th rec(max) th dom(max) th rec(min) th dom(min) thresholds of receiving node 1 thresholds of receiving node 2 t rec_pdr(1) t rec_pdf(2) t rec_pdr(2)
analog integrated circuit device data 22 freescale semiconductor 33911 electrical characteristics timing diagrams mc33911g5ac/mc3433911g5ac figure 9. lin receiver timing figure 10. lin wake-up sleep mode timing figure 11. lin wake-up stop mode timing v busrec v busdom v sup lin bus signal t rec_pdr t rec_pdf rxd v lin_rec 0.4% v sup 0.6% v sup dominant level 5.0 v v lin_rec lin vdd t prop wl t wake_sleep 3.0 v v buswu t prop wl t wake_stop irq v buswu dominant level 5.0 v v lin_rec lin
analog integrated circuit device data freescale semiconductor 23 33911 electrical characteristics timing diagrams mc33911g5ac/mc3433911g5ac figure 12. power on reset an d normal request timeout timing figure 13. spi timing characteristics v sup v dd rst t rst t nrtout d0 d0 undefined don?t care d7 don?t care t lead t sih t sisu t lag t psclk t wsclkh t wsclkl t valid don?t care d7 t sodis cs sclk mosi miso t soen
analog integrated circuit device data 24 freescale semiconductor 33911 functional description introduction mc33911g5ac/mc3433911g5ac functional description introduction the 33911 was designed and developed as a highly integrated and cost-effective solution for automotive and industrial applications. for automotive body electronics, the 33911 is well suited to perform relay control in applications such as a window lift, sunr oof, etc. via the lin bus. power switches are provided on the device configured as high side and low side outputs. other ports are also provided, which include a current and voltage sense port and two wake- up capable pins. an internal voltage regulator provides power to a mcu device. also included in this device is a lin physical layer, which communicates using a single wire. this enables this device to be compatible with 3-wire bus systems, where one wire is used for communication, one for battery, and one for ground. functional pin description see figure 1, 33911 simplified application diagram , page 1 , for a graphic representation of the various pins referred to in the following paragraphs. also, see the pin diagram on page 5 for a description of the pin locations in the package. receiver output pin (rxd) the rxd pin is a digital output. it is the receiver output of the lin interface and reports the state of the bus voltage: rxd low when lin bus is dominant, rxd high when lin bus is recessive. transmitter input pin (txd) the txd pin is a digital input. it is the transmitter input of the lin interface and controls the state of the bus output (dominant when txd is low, recessive when txd is high). this pin has an internal pull-up to force recessive state in case the input is left floating. lin bus pin (lin) the lin pin represents the single-wire bus transmitter and receiver. it is suited for automotive bus systems and is compliant to the lin bus s pecification 2.0, 2.1, and sae j2602-2. the lin interface is only active during normal mode. see table 6, operating modes overview . serial data clock pin (sclk) the sclk pin is the spi clock input. miso data changes on the positive transition of t he sclk. mosi is sampled on the negative edge of the sclk. master out slave in pin (mosi) the mosi digital pin receives spi data from the mcu. this data input is sampled on the negative edge of sclk. master in slave out pin (miso) the miso pin sends data to an spi-enabled mcu. it is a digital tri-state output used to shift serial data to the microcontroller. data on th is output pin changes on the positive edge of the sclk. when cs is high, this pin will remain in the high-impedance state. chip select pin (cs ) cs is an active low digital input. it must remain low during a valid spi communication and allow for several devices to be connected in the same spi bus without contention. a rising edge on cs signals the end of the transmission and the moment the data shifted in is latched. a valid transmission must consist of 8 bits only. while in stop mode, a low-to-high level transition on this pin will generate a wake-up condition for the 33911. analog multiplexer pin (adout0) the adout0 pin can be configured via the spi to allow the mcu a/d converter to re ad the several inputs of the analog multiplexer, includ ing the vsense, l1, l2 input voltages, and the internal junction temperature. pwm input control pin (pwmin) this digital input can control the high side and low sides drivers in normal request and normal mode. to enable pwm control, th e mcu must perform a write operation to the high side cont rol register (hscr) or the low side control register (lscr). this pin has an internal 20 p a current pull-up.
analog integrated circuit device data freescale semiconductor 25 33911 functional description functional pin description mc33911g5ac/mc3433911g5ac reset pin (rst ) this bidirectional pin is used to reset the mcu in case the 33911 detects a reset condition, or to inform the 33911 that the mcu has just been reset. after release of the rst pin, normal request mode is entered. the rst pin is an active low filtered input and output formed by a weak pull-up and a switchable pull-down structure which allows this pi n to be shorted either to v dd or to gnd during software development, without the risk of destroying the driver. interrupt pin (irq ) the irq pin is a digital output used to signal events or faults to the mcu while in normal and normal request mode or to signal a wake-up from st op mode. this active low output will transition to high only after the interrupt is acknowledged by a spi read of the respective status bits. watchdog configuration pin (wdconf) the wdconf pin is the configuration pin for the internal watchdog. a resistor can be connected to this pin to configure the window watchdog period. when connected directly to ground, the watchdog will be disabled. when this pin is left open, the watchdog period is fi xed to its lower precision internal default value (150 ms typical). ground connection pins (agnd, pgnd, lgnd) the agnd, pgnd and lgnd pins are the analog and power ground pins. the agnd pin is the ground reference of the voltage regulator. the pgnd and lgnd pins are used for high current load return as in the relay-drivers and lin interface pin. note: pgnd, agnd and lgnd pins must be connected together. low side pins (ls1 and ls2) ls1 and ls2 are the low side driver outputs. those outputs are short-circuit protec ted and include active clamp circuitry to drive inductive loads. due to the energy clamp voltage on this pin, it can raise above the battery level when switched off. the switches are controlled through the spi and can be configured to respond to a signal applied to the pwmin input pin. both low side switches are pr otected against overheating. in case of vs1 disconnection and the low sides are still supplied by v bat through a load, both low sides will have a vds voltage equal to the clamping value, as stated in the specification. digital/analog pins (l1 and l2) the lx pins are multi purpose inputs. they can be used as digital inputs, which can be sampled by reading the spi and used for wake-up when 33911 is in low power mode or used as analog inputs for the analog multiplexer. when used to sense voltage outside the module, a 33 kohm series resistor must be used on each input. when used as wake-up inputs l1 and l2 can be configured to operate in cyclic-s ense mode. in this mode the high side switch is configured to be periodically turned on and sample the wake-up inputs. if a state change is detected between two cycles a wake-up is initiated. the 33911 can also wake-up from stop or sleep by a simple state change on l1 and l2. when used as analog inputs, t he voltage present on the lx pins is scaled down by an selectable internal voltage divider and can be routed to the adout0 output through the analog multiplexer. note: if an lx input is selected in the analog multiplexer, it will be disabled as a digital input and remains disabled in low power mode. no wake-up feat ure is available in that condition. when an lx input is not selected in the analog multiplexer, the voltage divider is disconnected from that input. high side output pin (hs1) this high side switch is able to drive loads such as relays or lamps. its structure is co nnected to the vs2 supply pin. the pin is short-circuit protec ted and also protected against overheating. hs1 is controlled by spi and can respond to a signal applied to the pwmin input pin. the hs1 output can also be used during low-power mode for the cyclic-sense of the wake inputs. power supply pins (vs1 and vs2) those are the battery level voltage supply pins. in an application, vs1 and vs2 pins must be protected against reverse battery connection and negative transient voltages with external components. th ese pins sustain standard automotive voltage conditions such as a load dump at 40 v. the high side switch (hs1) is supplied by the vs2 pin. all other internal blocks are supplied by the vs1 pin.
analog integrated circuit device data 26 freescale semiconductor 33911 functional description functional pin description mc33911g5ac/mc3433911g5ac voltage sense pin (vsense) this input can be connected directly to the battery line. it is protected against battery reverse connection. the voltage present in this input is scaled down by an internal voltage divider, and can be routed to the adout0 output pin and used by the mcu to read the battery voltage. the esd structure on this pin allows for excursion up to +40 v and down to -27 v, allowing this pin to be connected directly to the battery line. it is strongly recommended to connect a 10 kohm resistor in series with this pin for protection purposes. +5.0 v main regulator output pin (vdd) an external capacitor has to be placed on the vdd pin to stabilize the regulated output voltage. the vdd pin is intended to supply a microcontro ller. the pin is current limited against shorts to gnd and over-temperature protected. during stop mode, the voltage regulator does not operate with its full drive capabilities and the output current is limited. during sleep mode, the regulator output is completely shut down.
analog integrated circuit device data freescale semiconductor 27 33911 functional device operations operational modes mc33911g5ac/mc3433911g5ac functional device operations operational modes introduction the 33911 offers three main operating modes: normal (run), stop, and sleep (low power). in normal mode, the device is active and is operating under normal application conditions. the stop and sleep modes are low power modes with wake-up capabilities. in stop mode, the voltage regulator still supplies the mcu with v dd (limited current capability), while in sleep mode the voltage regulator is turned off (v dd = 0 v). wake-up from stop mode is initiated by a wake-up interrupt. wake-up from sleep mode is done by a reset and the voltage regulator is turned back on. the selection of the different modes is controlled by the mod1:2 bits in the mode control register (mcr). figure 14 describes how transitions are done between the different operating modes. table 6 , gives an overview of the operating modes. reset mode the 33911 enters the reset mode after a power up. in this mode, the rst pin is low for 1.0 ms (typical value). after this delay, it enters the normal request mode and the rst pin is driven high. the reset mode is entered if a reset condition occurs (v dd low, watchdog trigger fail, after wake-up from sleep mode, normal request mode timeout occurs). normal request mode this is a temporary mode automatically accessed by the device after the reset mode, or after a wake-up from stop mode. in normal request mode, the vdd regulator is on, the reset pin is high, and the li n is operating in rx only mode. as soon as the device enters in the normal request mode an internal timer is started for 150 ms (typical value). during these 150 ms, the mcu must configure the timing control register (timcr) and the mode control register (mcr) with mod2 and mod1 bits set = 0, to enter the normal mode. if within the 150 ms timeout, the mcu does not command the 33911 to normal mode, it will enter in reset mode. if the wdconf pin is grounded in order to disable the watchdog function, it goes directly in normal mode after the reset mode. normal mode in normal mode, all 33911 functions are active and can be controlled by the spi inte rface and the pwmin pin. the vdd regulator is on and delivers its full current capability. if an external resistor is connected between the wdconf pin and the ground, the window watchdog function will be enabled. the wake-up inputs (l1 and l2) can be read as digital inputs or have its voltage routed through the analog- multiplexer. the lin interface has slew rate and timing compatible with the lin protocol specificati on 2.0, 2.1 and saej2602. the lin bus can transmit and receive information. the high side and low side switches are active and have pwm capability according to the spi configuration. the interrupts are generated to report failures for v sup over/under-voltage, thermal shutdown, or thermal shutdown prewarning on the main regulator. sleep mode the sleep mode is a low power mode. from normal mode, the device enters into sleep mode by sending one spi command through the mode control register (mcr), or (v dd low > 150 ms) with v suv = 0. when in reset mode, a v dd under-voltage condition with no v sup under-voltage (v suv = 0) will send the device to sleep mode. all blocks are in their lowest power consumption condition. only some wake-up sources (wake-up inputs with or without cyclic sense, forced wake-up and lin receiver) are active. the 5.0 v regulator is off. the internal low-power oscillator may be active if the ic is configured for cyclic-sense. in this condition, the high side switch is turned on periodically and the wake-up inputs are sampled. wake-up from sleep mode is similar to a power-up. the device goes in reset mode exce pt that the spi will report the wake-up source and the batfail flag is not set. stop mode the stop mode is the second low power mode, but in this case the 5.0 v regulator is on with limited current drive capability. the application mcu is always supplied while the 33911 is operating in stop mode. the device can enter into stop mode only by sending the spi command. when the application is in this mode, it can wake-up from the 33911 side (f or example: cyclic sense, force wake-up, lin bus, wake inputs) or the mcu side (cs , rst pins). wake-up from stop mode will transition the 33911 to normal request mode and generates an interrupt except if the wake-up event is a low to high transition on the cs pin or comes from the rst pin.
analog integrated circuit device data 28 freescale semiconductor 33911 functional device operations operational modes mc33911g5ac/mc3433911g5ac figure 14. operating modes and transitions reset power down notes: wd - means watchdog wd disabled - means watchdog disabled (wdconf terminal connected to gnd) wd trigger ? means watchdog is triggered by spi command wd failed ? means no watchdog trigger or trigger occurs in closed window stop command - means stop command sent via spi sleep command - means sleep command send via spi wake-up - means l1 or l2 state change or lin bus wake up or ss rising edge normal request v dd high and reset delay (t rst ) expired normal normal request timeout expired (nr tout ) wd trigger sleep wake-up (reset) stop v dd low v dd low (>nr tout ) expired and vsuv = 0 sleep command v dd low stop command wake-up interrupt wd disabled v dd low wd failed normal request timeout expired (t nrtout ) v dd high and reset delay (t rst ) expired v dd low v dd low wd failed v dd low (>t nrtout ) expired and vsuv = 0 sleep command stop command wake-up (reset) wd trigger wd disabled power up wake-up (interrupt) legend wd: watchdog wd disabled: watchdog disabled (w dconf pin connected to gnd) wd trigger: watchdog is triggered by spi command wd failed: no watchdog trigger or trigger occurs in closed window stop command: stop command sent via spi sleep command: sleep command sent via spi wake-up from stop mode: l1 or l2 state change, lin bus wake-up, periodic wake-up, cs rising edge wake-up or rst wake-up. v dd low wake-up from sleep mode: l1 or l2 state change, lin bus wake-up, periodic wake-up.
analog integrated circuit device data freescale semiconductor 29 33911 functional device operations operational modes mc33911g5ac/mc3433911g5ac interrupts interrupts are used to signal a microcontroller that a peripheral needs to be serviced. the interrupts which can be generated, change according to the operating mode. while in normal and normal request modes, the 33911 signals through interrupts special conditions which may require a mcu software action. interr upts are not generated until all pending wake-up sources are read in the interrupt source register (isr). while in stop mode, interrupts are used to signal wake-up events. sleep mode does not use interrupts. wake-up is performed by powering-up the mcu. in normal and normal request mode the wake-up source can be read by spi. the interrupts are signaled to the mcu by a low logic level of the irq pin, which will remain low until the interrupt is acknowledged by a spi read command of the isr register. the irq pin will then be driven high. interrupts are only asserted while in normal, normal request and stop mode. interrupts are not generated while the rst pin is low. the following is a list of the interrupt sources in normal and normal request modes. some of these can be masked by writing to the spi - interrupt mask register (imr). low-voltage interrupt: signals when the supply line (vs1) voltage drops below the vsuv threshold ( v suv ). high-voltage interrupt: signals when the supply line (vs1) voltage increases above the vsov threshold ( v sov ). over-temperature prewarning: signals when the 33911 temp erature has reached the pre- shutdown warning threshold. it is used to warn the mcu that an over-temperature shutdown in the main 5.0 v regulator is imminent. lin over-temperature shutdown / txd stuck at dominant / rxd short-circuit: these signal fault conditions within the lin interface will cause the lin driver to be disa bled. in order to restart the operation, the fault must be removed and txd must go recessive. high side over-temperature shutdown: signals a shutdown in the high side output. low side over-temperature shutdown: signals a shutdown in the low side outputs. table 6. operating modes overview function reset mode normal request mode normal mode stop mode sleep mode vdd full full full stop - lsx - spi/pwm (60) spi/pwm - - hs1 - spi/pwm (60) spi/pwm note (61) note (62) analog mux - spi spi - - lx - inputs inputs wake-up wake-up lin - rx-only full/rx-only rx-only/wake-up wake-up watchdog - 150 ms (typ.) timeout on (63) /off - - voltage monitoring v sup /v dd v sup /v dd v sup /v dd v dd - notes 60. operation can be contro lled by the pwmin input. 61. hs1 switch can be configured fo r cyclic sense operation in stop mode. 62. hs1 switch can be configured for cyclic sense operation in sleep mode. 63. windowing operation when enabled by an external resistor.
analog integrated circuit device data 30 freescale semiconductor 33911 functional device operations operational modes mc33911g5ac/mc3433911g5ac reset to reset a mcu the 33911 drives the rst pin low for the time the reset condition lasts. after the reset source is re moved, the state machine will drive the rst output low for at least 1.0 ms (typical value) before driving it high. in the 33911, four main reset sources exist: 5.0 v regulator low-voltage-reset (v rst th ) the 5.0 v regulator output v dd is continuously monitored against brown outs. if the supp ly monitor detects that the voltage at the vdd pin has dropped below the reset threshold v rst th the 33911 will issue a reset. in case of over- temperature, the voltage regulator will be disabled and the voltage monitoring will issue a vddot flag independently of the v dd voltage. window watchdog overflow if the watchdog counter is not properly serviced while its window is open, the 33911 will detect an mcu software run- away and will reset the microcontroller. wake-up from sleep mode during sleep mode, the 5.0 v regulator is not active, hence all wake-up requests from sleep mode require a power-up/reset sequence. external reset the 33911 has a bidirectional reset pin which drives the device to a safe state (same as reset mode) for as long as this pin is held low. the r st pin must be held low long enough to pass the internal glitch filter and get recognized by the internal reset circuit. this functionality is also active in stop mode. after the rst pin is released, there is no extra t rst to be considered. wake-up capabilities once entered into one of the low-power modes (sleep or stop) only wake-up sources can bring the device into normal mode operation. in stop mode, a wake-up is signaled to the mcu as an interrupt, while in sleep mode the wake-up is performed by activating the 5.0 v regulator and resetting the mcu. in both cases the mcu can detect the wake-up source by accessing the spi registers and reading the interrupt source register. there is no specific spi register bit to signal a cs wake-up or external reset. if necessary th is condition is detected by excluding all other possible wake-up sources. wake-up from wake-up inputs (l1 and l2) with cyclic sense disabled the wake-up lines are dedicated to sense state changes of external switches and wake -up the mcu (in sleep or stop mode). in order to select and activate direct wake-up from lx inputs, the wake-up control register (wucr) must be configured with appropriate lxwe inputs enabled or disabled. the wake-up input?s state is read through the wake-up status register (wusr). lx inputs are also used to perform cyclic-sense wake-up. note: selecting an lx input in the analog multiplexer before entering low power mode will disable the wake-up capability of the lx input wake-up from wake-up inputs (l1 and l2) with cyclic sense timer enabled the sbclin can wake-up at the end of a cyclic sense period if on one of the two wake-u p input lines (l1-l2) a state change occurs. the hs1 switch can be activated in sleep or stop modes from an internal timer. cyclic sense and force wake-up are exclusive. if cyclic sense is enabled, the force wake-up can not be enabled. in order to select and activate the cyclic sense wake-up from lx inputs, before entering in low power modes (stop or sleep modes), the following spi set-up has to be performed: in wucr: select the lx input to wu-enable. in hscr: enable the desired hs1. ? in timcr: select the cs/ wd bit and determine the cyclic sense period with cystx bits. ? perform go to sleep/stop command. forced wake-up the 33911 can wake-up automatically after a predetermined time spent in sleep or stop mode. cyclic sense and forced wake-up are exclusive. if forced wake-up is enabled, the cyclic sense can not be enabled. to determine the wake-up peri od, the following spi set-up has to be sent before entering in low power modes: ? in timcr: select the cs/ wd bit and determine the low power mode period with cystx bits. ? in hscr: the hs1 bit must be disabled. cs wake-up while in stop mode, a rising edge on the cs will cause a wake-up. the c s wake-up does not generate an interrupt, and is not reported on spi. lin wake-up while in the low-power mode, the 33911 monitors the activity on the lin bus. a dominant pulse larger than t propwl followed by a dominant to recessive transition will cause a lin wake-up. this behavior prot ects the system from a short to ground bus condition. the bit rxonly = 1 from lincr register disables the lin wake-up from stop mode.
analog integrated circuit device data freescale semiconductor 31 33911 functional device operations operational modes mc33911g5ac/mc3433911g5ac rst wake-up while in stop mode, the 33911 can wake-up when the rst pin is held low long enough to pass the internal glitch filter. then, the 33911 will change to normal request or normal modes depending on the wdconf pin configuration. the r st wake-up does not generate an interrupt and is no t reported via spi. from stop mode, the following wake-up events can be configured: ? wake-up from lx inputs without cyclic sense ? cyclic sense wake-up inputs ? force wake-up ? cs wake-up ? lin wake-up ? rst wake-up from sleep mode, the following wake-up events can be configu red: ? wake-up from lx inputs without cyclic sense ? cyclic sense wake-up inputs ? force wake-up ? lin wake-up wd period (t pwd ) window closed no watchdog clear allowed window open for watchdog clear wd timing x 50% wd timing x 50% wd timing selected by resistor on wdconf pin window watchdog the 33911 includes a configurable window watchdog which is active in normal mode. the watchdog can be configured by an external resistor connected to the wdconf pin. the resistor is used to achieve higher precision in the timebase used for the watchdog. spi clears are performed by writing through the spi in the mod bits of the mode control register (mcr). during the first half of the spi timeout, watchdog clears are not allowed, but after the first half of the spi timeout window, the clear operation opens. if a clear operation is performed outside the window, the 33911 will reset the mcu, in the same way as when the watchdog overflows. figure 15. window watchdog operation to disable the watchdog function in normal mode the user must connect the wdconf pin to ground. this measure effectively disables normal request mode. the wdoff bit in the watchdog status register (wdsr) will be set. this condition is only detected during reset mode. if neither a resistor nor a co nnection to ground is detected, the watchdog falls back to the internal lower precision timebase of 150 ms (typ.) and signals the faulty condition through the watchdog status register (wdsr). the watchdog timebase can be further divided by a prescaler which can be configured by the timing control register (timcr). during normal request mode, the window watchdog is not active but there is a 150 ms (typ.) timeout for leaving the normal request mode. in case of a timeout, the 33911 will enter into reset mode, resetting the microcontroller before entering again into normal request mode. faults detection management the 33911 has the capability to detect faults like an over or under-voltage on vs1, txd in permanent dominant state, over-temperature on hs, lin. it is able to take corrective actions accordingly. most of faults are monitoring through spi and the interrupt pin. the microcontroller can also take actions. the following table summarizes all fault sources the device is able to detect with a ssociated conditions. the status for a device recovery and the spi or pins monitoring are also described.
table 7. fault detection management conditions power supply all modes v sup <3.0 v (typ) th en power-up - condition gone vsr (batfail, 0) - normal, normal re quest v sup > 19.25 v (typ) in normal mode, hs an d ls shutdown if bit hvse=1 (reg mcr) condition gone, to re -enable hs or ls write to hscr or lscr registers vsr (vsov,3) irq low + isr (0101) (66) v sup < 6.0 v (typ) - condition gone vsr (vsuv,2) irq low + isr (0 101) all except sleep v dd < 4.5 v (typ) reset (64) - - all except low po wer modes temperature > 1 15c (typ) - vsr (vddot,1) irq low + isr (0 101) temperature > 1 70c (typ) vdd shutdown, res et then sleep - - lin normal, normal re quest rxd pin shorted to gnd or 5 v lin trans shutdown lin transmitter re- ena bled once the condition is gone and txd is high linsr, ( rxshort,3) irq low + isr (0 100) (66) txd pin low for more than 1s (typ) lin transmitter sh utdown linsr (txdom,2) temperature > 1 60c (typ) linsr (linot,1) high side normal, normal re quest temperature > 1 60c (typ) hs1 thermal sh utdown condition gone, to re -enable hs1 write to hscr reg all flags in hssr are se t irq low + isr (0 010) (66) current through hs1 < 5.0 ma (typ) - condition gone hssr (hs1op,1) - current through hs1 te nds to rise above the current limit 60 ma (min) hs1 on with limited curr ent capability 60 ma (min) hssr (hs1cl,0) low side normal, normal re quest temperature > 1 60c (typ) both ls thermal sh utdown condition gone, to re -enable ls write to lscr reg all flags in lssr are set irq low + isr (0 011) (66) current through lsx < 7.5 ma (typ) - - lssr (ls1op,1) - lssr (ls2op,3) current through lsx te nds to rise above the current limit 160 ma (min) lsx on with limited curr ent capability 160 ma (min) lssr (ls1cl,0) lssr (ls2cl,2) watchdog normal request the mcu did not co mmand the device to normal mode within the 150 ms tim eout after reset reset - - - normal wd timeout or wd cle ar within the window closed reset wdsr (wdto, 3) normal wdconf pin is flo ating wd internal lower p recision timebase 150 ms (typ) connect wdconf to a resistor or to gnd wdsr (wderr, 2) notes 64. when in reset mode a vdd under-voltage condition combined with no v sup under-voltage (vsuv=0) will send the device to sleep mode. 65. registers to be read when back in normal request or normal mode depending on the fault. interrupts only generated in normal, nor mal request and stop modes 66. unless masked, if masked irq remains high and the isr flags are not set. analog integrated circuit device data 32 freescale semiconductor 33911 functional device operations operational modes mc33911g5ac/mc3433911g5ac block fault mode condition fallout recovery monitoring (65) reg (flag, bit) interrupt battery fail vsup over- vo ltage vsup under- vo ltage vdd under- vo ltage vdd over-temp p rewarning vdd over- te mperature rxd pin short circuit txd pin p ermanent dominant lin driver over- te mperature high side driver ov er- temperature hs1 open-load de tection hs1 over- curr ent low side drivers ov er- temperature ls1 open-load ls2 open-load ls1 over-current ls2 over-current normal request ti me-out expired watchdog timeo ut watchdog error
analog integrated circuit device data freescale semiconductor 33 33911 functional device operations operational modes mc33911g5ac/mc3433911g5ac temperature sense gain the analog multiplexer can be configured via spi to allow the adout0 pin to deliver the internal junction temperature of the device. the graph below illustrates the internal chip temp sense obtained per characterization at 3 temperatures with 3 different lots and 30 samples. figure 16. temperature sense gain high side output pins hs1 this output is one high side driver intended to drive small resistive loads or leds incor porating the following features: ? pwm capability (software maskable) ? open load detection ? current limitation ? over-temperature shutdown (with maskable interrupt) ? high-voltage shutdown (software maskable) ? cyclic sense the high side switch is controlled by the bit hs1 in the high side control register (hscr). pwm capability (direct access) the high side driver offers additional (to the spi control) direct control via the pwmin pin. if the bit hs1 and pwmhs1 are set in the high side control register (hscr), then the hs1 driver is turned on if the pwmin pin is high and turned of if the pwmin pin is low. temperature sense analog output voltage 2 2.5 3 3.5 4 4.5 5 -50 0 50 100 150 temperature (c) vadout0 (v)
analog integrated circuit device data 34 freescale semiconductor 33911 functional device operations operational modes mc33911g5ac/mc3433911g5ac figure 17. high side drivers hs1 open load detection the high side driver signals an open load condition if the current through the high side is below the open load current threshold. the open load condition is indicated with the bit hs1op in the high side status register (hssr). current limitation the high side driver has an output current limitation. in combination with the over-tem perature shutdown the high- side driver is protected against over-current and short-circuit failures. when the driver operates in th e current limitation area, it is indicated with the bit hs1cl in the hssr. note: if the driver is operatin g in current limitation mode, excessive power might be dissipated. over-temperature protection (hs interrupt) the high side driver is prot ected against over-temperature. in case of an over-temperature c ondition, the high side driver is shut down and the event is la tched in the interrupt control module. the shutdown is indica ted as hs interrupt in the interrupt source register (isr). a thermal shutdown of the high side driver is indicated by setting the hs1op and hs1cl bits simultaneously. if the bit hsm is set in the interrupt mask register (imr), then an interrupt (irq ) is generated. a write to the high side control register (hscr), when the over-temperature conditio n is gone, will re-enable the high side driver. high-voltage shutdown in case of a high voltage condition and if the high voltage shutdown is enabled (bit hvse in the mode control register (mcr) is set the high side driver is shut down. a write to the high side control register (hscr), when the high voltage condition is go ne, will re-enable the high side driver. sleep and stop mode the high side driver can be enabled to operate in sleep and stop mode for cyclic sensing. also see table 6, operating modes overview . low side output pins ls1 and ls2 these outputs are two low side drivers intended to drive relays incorporating the following features: ? pwm capability (software maskable) ? open load detection ? current limitation ? over-temperature shutdown (with maskable interrupt) ? active clamp (for driving relays) ? high-voltage shutdown (software maskable) the low side switches are contro lled by the bit ls1:2 in the low side control register (lscr). high side driver charge pump open load detection current limitation over-temperture shutdown (interrupt maskable) high voltage shutdown (maskable) control on/off status pwmin v dd pwmhs1 hs1 hvse hs1op hs1cl mod1:2 interrupt control module hs1 vs2 high voltage shutdown high-side interrupt v dd wakeup module cyclic sense
analog integrated circuit device data freescale semiconductor 35 33911 functional device operations operational modes mc33911g5ac/mc3433911g5ac to protect the device against over-voltage when an inductive load (relay) is turned off. an active clamp will re- enable the low side fet if the voltage on the ls1 or ls2 pin exceeds a certain level. pwm capability (direct access) each low side driver offers additional (to the spi control) direct control via the pwmin pin. if both the bits ls1 and pwmls1 are set in the low side control register (lscr), then the ls1 driver is turned on if the pwmin pin is high and turned off if the pwmin pin is low. the same applies to the ls2 and pwmls2 bits for the ls2 driver. figure 18. low side drivers ls1 and ls2 open load detection each low side driver signals an open load condition if the current through the low side is below the open load current threshold. the open load condition is in dicated with the bit ls1op and ls2op in the low side status register (lssr). current limitation each low side driver has a current limitation. in combination with the over-tem perature shutdown the low side drivers are protected against over-current and short- circuit failures. when the drivers operate in current limitation, this is indicated with the bits ls1cl and ls2cl in the lssr. note: if the drivers are operat ing in current limitation mode excessive power might be dissipated. over-temperature protec tion (ls interrupt) both low side drivers are protected against over- temperature. in case of an ov er-temperature condition both low side drivers are shut down and the event is latched in the interrupt control module. the shutdown is indicated as an ls interrupt in the interrupt source register (isr). if the bit lsm is set in the interrupt mask re gister (imr) then an interrupt (irq ) is generated. a write to the low side control register (lscr), when the over-temperature condition is gone, will re-enable the low side drivers. high-voltage shutdown in case of a high-voltage condition and if the high-voltage shutdown is enabed (bit hvse in the mode control register (mcr) is set both low sides drivers are shut down. a write to the low side control register (lscr), when the high-voltage condition is gone, will re-enable the low side drivers. sleep and stop mode the low side drivers are disabled in sleep and stop mode. also see table 6, operating modes overview . lin physical layer the lin bus pin provides a physical layer for single-wire communication in automotive applications. the lin physical layer is designed to meet the lin physical layer specification and has the following features: ? lin physical layer 2.0, 2.1 and saej2602 compliant ? slew rate selection ? over-temperature shutdown ? advanced diagnostics the lin driver is a low side mosfet with thermal shutdown. an internal pull-up resistor with a serial diode structure is integrated, so no external pull-up components are required for the application in a slave node. the fall time from dominant to recessive and the rise time from recessive to dominant is controlled. the symmetry between both slopes is guaranteed. lsx low side driver (active clamp) open-load detection current limitation over-temperture shutdown (interrupt maskable) high-voltage shutdown (maskable) pgnd active clamp interrupt control module hvse control on/off status lsx lsxop lsxcl mod1:2 high-voltage shutdown low side interrupt pwmin v dd pwmlsx v dd
analog integrated circuit device data 36 freescale semiconductor 33911 functional device operations operational modes mc33911g5ac/mc3433911g5ac lin pin the lin pin offers a high susc eptibility immunity level from external disturbance, guaranteeing communication during external disturbance. figure 19. lin interface slew rate selection the slew rate can be selected for optimized operation at 10.4 and 20 kbit/s as well as a fast baud rate for test and programming. the slew rate can be adapted with the bits lsr1:0 in the lin control regi ster (lincr). the initial slew rate is optimized for 20 kbit/s. j2602 conformance to be compliant with the sae j2602-2 specification, the j2602 feature has to be enabled in the lincr register (bit dis_j2602 sets to 0). the lin transmitter is disabled in case of a v sup under-voltage condition occurs and txd is in recessive state: the lin bus goes in recessive state and rxd goes high. the lin transmitter is not disabled if txd is in dominant state. a deglitcher on vsup (t j2602_deg ) is implemented to avoid false switching. if the (dis_j2602) bit is set to 1, the j2602 feature is disabled and the communicat ion txd-lin-rxd works for v sup down to 4.6 v (typical value) and then the communication is interrupted. the (dis_j2602) bit is set per default to 0. over-temperature shutdown (lin interrupt) the output low side fet is protected against over- temperature conditions. in ca se of an over-temperature condition, the transmitter will be shut down and the linot bit in the lin status register (linsr) is set. if the linm bit is set in the interrupt mask register (imr), an interrupt irq will be generated. the transmitter is automatically re-enabled once the condition is gone and txd is high. rxd short-circuit dete ction (lin interrupt) the lin transceiver has a shor t-circuit detection for the rxd output pin. if the device transmits and in case of a short- rxonly mod1:2 lsr0:1 j2602 lin driver slope and slew rate control over-temperature shutdown (interrupt maskable) vs1 wake-up rxshort txdom linot lin filter slope control 30 k lgnd lin receiver txd rxd wake-up wake-up module
analog integrated circuit device data freescale semiconductor 37 33911 functional device operations operational modes mc33911g5ac/mc3433911g5ac circuit condition, either 5.0 v or ground, the rxshort bit in the lin status register (linsr) is set and the transmitter is shut down. if the linm bit is set in the interrupt mask register (imr), an interrupt irq will be generated. the transmitter is automatically re-enabled once the condition is gone (transition on rxd) and txd is high. a read of the lin status regi ster (linsr) without the rxd pin short-circuit condition will clear the bit rxshort. txd dominant detection (lin interrupt) the lin transceiver monitors the txd input pin to detect a stuck in dominant (0 v) condition. in case of a stuck condition (txd pin 0 v for more than 1 se cond (typ.)), the transmitter is shut down and the txdom bit in the lin status register (linsr) is set. if the linm bit is set in the imr, an interrupt irq will be generated. the transmitter is automatically re-enabled once txd is high. a read of the lin status register (linsr) with the txd pin at 5.0 v will clear the bit txdom. lin receiver operation only while in normal mode, the activation of the rxonly bit disables the lin txd driver. in case of a lin error condition, this bit is automatically set. if stop mode is selected with this bit set, the lin wake-up functionality is disabled and the rxd pin will reflect the state of the lin bus. stop mode and wake-up feature during stop mode operation, the transmitter of the physical layer is disabled. the receiver is still active and able to detect wake-up events on the lin bus line. a dominant level longer than t propwl followed by a rising edge will generate a wake-up interrupt, and will be reported in the interrupt source register (isr). also see figure 11 . sleep mode and wake-up feature during sleep mode operation, the transmitter of the physical layer is disabled. the receiver must be active to detect wake-up events on the lin bus line. a dominant level longer than t propwl followed by a rising edge will generate a system wake-up (reset), and will be reported in the interrupt source register (isr). also see figure 10 .
analog integrated circuit device data 38 freescale semiconductor 33911 functional device operations logic commands and registers mc33911g5ac/mc3433911g5ac logic commands and registers 33911 spi interface and configuration the serial periphera l interface creates the communication link between a microcontroller (master) and the 33911. the interface consists of four pins (see figure 20 ): ? cs ? chip select ?mosi ? master-out slave-in ?miso ? master-in slave-out ?sclk? serial clock a complete data transfer via the spi consists of 1 byte. the master sends 4 bits of addre ss (a3:a0) + 4 bits of control information (c3:c0) and the slave replies with 4 system status bits (vms,lins,hss, lss) + 4 bits of status information (s3:s0). figure 20. spi protocol during the inactive phase of the cs (high), the new data transfer is prepared. the falling edge of the cs indicates the start of a new data transfer and puts the miso in the low-impedance state and latches the analog status da ta (register read data). with the rising edge of the spi clock (sclk), the data is moved to miso/mosi pins. with the falling edge of the spi clock (sclk), the data is sampled by the receiver. the data transfer is only valid if exactly 8 sample clock edges are present during the active (low) phase of cs . the rising edge of the chip select cs indicates the end of the transfer and latches t he write data (mosi) into the register. the cs high forces miso to the high-impedance state. register reset values are described along with the reset condition. reset condition is the condition causing the bit to be set to its reset value. th e main reset conditions are: - power-on reset (por): the level at which the logic is reset and batfail flag sets. - reset mode - reset done by the rst pin (ext_reset) cs mosi miso sclk a2 a1 a0 c3 c2 c1 c0 a3 vms lins hss lss s3 s2 s1 s0 read data latch rising: 33911 changes miso/ mcu changes mosi falling: 33911 samples mosi/ mcu samples miso write data latch register write data register read data
table 8. system status register adress(a3:a0) register name / read / write information bit 7 6 5 4 analog integrated circuit device data freescale semiconductor 39 33911 functional device operations logic commands and registers mc33911g5ac/mc3433911g5ac spi register overview table 9 summarizes the spi register content for control info rmation (c3:c0)=w and status information (s3:s0) = r. table 9. spi register overview adress(a3:a0) register name / read / write information bit 3 2 1 0 $0 - $f syssr - system status register r vms lins hss lss $0 mcr - mode control register w hvse 0 mod2 mod1 vsr - voltage status register r vsov vsuv vddot batfail $1 vsr - voltage status register r vsov vsuv vddot batfail $2 wucr - wake-up control register w 0 0 l2we l1we wusr - wake-up status register r - - l2 l1 $3 wusr - wake-up status register r - - l2 l1 $4 lincr - lin control register w dis_j2602 rxonly lsr1 lsr0 linsr - lin status register r rxshort txdom linot 0 $5 linsr - lin status register r rxshort txdom linot 0 $6 hscr - high side control register w 0 pwmhs1 0 hs1 hssr - high side status register r - - hs1op hs1cl $7 hssr - high side status register r - - hs1op hs1cl $8 lscr - low side control register w pwmls2 pwmls1 ls2 ls1 lssr - low side status register r ls2op ls2cl ls1op ls1cl $9 lssr - low side status register r ls2op ls2cl ls1op ls1cl $a timcr - timing control register w cs/wd wd2 wd1 wd0 cyst2 cyst1 cyst0 wdsr - watchdog status register r wdto wderr wdoff wdwo $b wdsr - watchdog status register r wdto wderr wdoff wdwo $c amuxcr - analog multiplexer control register w lxds mx2 mx1 mx0 $d cfr - configuration register w 0 cysx8 0 0 $e imr - interrupt mask register w hsm lsm linm vmm isr - interrupt source register r isr3 isr2 isr1 isr0 $f isr - interrupt source register r isr3 isr2 isr1 isr0
vms batfail vddot vsuv vsov lins linot txdom rxshort hs1op hs1cl hss ls2op ls2cl ls1op ls1cl lss analog integrated circuit device data 40 freescale semiconductor 33911 functional device operations logic commands and registers mc33911g5ac/mc3433911g5ac register definitions system status register - syssr the system status register (syssr) is always transferred with every spi transmission and gives a quick system status overview. it su mmarizes the status of the voltage monitor status (vms), lin status (lins), high side status (hss), and the low side status (lss). vms - voltage monitor status this read-only bit indicates that one or more bits in the vsr are set. 1 = voltage monitor bit set 0 = none figure 21. voltage monitor status lins - lin status this read-only bit indicates that one or more bits in the linsr are set. 1 = lin status bit set 0 = none figure 22. lin status hss - high side switch status this read-only bit indicates that one or more bits in the hssr are set. 1 = high side status bit set 0 = none figure 23. high side status lss - low side switch status this read-only bit indicates that one or more bits in the lssr are set. 1 = low side status bit set 0 = none figure 24. low side status mode control register - mcr the mode control register (mcr) allows switching between the operation modes and to configure the 33911. writing the mcr will return the vsr. hvse - high-voltage shutdown enable this write-only bit enables/dis ables automatic shutdown of the high side and the low side drivers during a high-voltage vsov condition. 1 = automatic shutdown enabled 0 = automatic shutdown disabled mod2, mod1 - mode control bits these write-only bits select the operating mode and allow clearing the watchdog in accordance with table 7 mode control bits. table 10. system status register s7 s6 s5 s4 read vms lins hss lss table 11. mode control register - $0 c3 c2 c1 c0 write hvse 0 mod2 mod1 reset value 10-- reset condition por por - -
analog integrated circuit device data freescale semiconductor 41 33911 functional device operations logic commands and registers mc33911g5ac/mc3433911g5ac voltage status register - vsr returns the status of the several voltage monitors. this register is also returned when writing to the mode control register (mcr). vsov - v sup over-voltage this read-only bit indicates an over-voltage condition on the vs1 pin. 1 = over-voltage condition. 0 = normal condition. vsuv - v sup under-voltage this read-only bit indicates an under-voltage condition on the vs1 pin. 1 = under-voltage condition. 0 = normal condition. vddot - main voltage re gulator over-temperature warning this read-only bit indicates that the main voltage regulator temperature reached the ov er-temperature prewarning threshold. 1 = over-temperature prewarning 0 = normal batfail - battery fail flag. this read-only bit is set during power-up and indicates that the 33911 had a power-on-reset (por). any access to the mcr or vsr will clear the batfail flag. 1 = por reset has occurred 0 = por reset has not occurred wake-up control register - wucr this register is used to cont rol the digital wake-up inputs. writing the wucr will return the wake-up status register (wusr). lxwe - wake-up input x enable this write-only bit enables/disables which lx inputs are enabled. in stop and sleep mode the lxwe bit determines which wake inputs are active fo r wake-up. if one of the lx inputs is selected on the analog multiplexer, the corresponding lxwe is masked to 0. 1 = wake-up input x enabled. 0 = wake-up input x disabled. wake-up status register - wusr this register is used to monitor the digital wake-up inputs and is also returned when writing to the wucr. lx - wake-up input x this read-only bit indicates the status of the corresponding lx input. if the lx input is not enabled, then the according wake-up status will return 0. after a wake-up from stop or sleep mode these bits also allow to determine which input has caused the wake-up, by first reading the interrupt st atus register (isr) and then reading the wusr. the source of the wake-up is only reported on the first wucr or wusr access. 1 = lx pin high, or lx is the source of the wake-up. 0 = lx pin low, disabled or selected as an analog input. lin control re gister - lincr this register controls the lin physical interface block. writing the lin control register (lincr) returns the lin status register (linsr). table 12. mode control bits mod2 mod1 description 0 0 normal mode 0 1 stop mode 1 0 sleep mode 1 1 normal mode + watchdog clear table 13. voltage status register - $0/$1 s3 s2 s1 s0 read vsov vsuv vddot batfail table 14. wake-up control register - $2 c3 c2 c1 c0 write 0 0 l2we l1we reset value 1111 reset condition por, reset mode or ext_reset table 15. wake-up status register - $2/$3 s3 s2 s1 s0 read - - l2 l1
analog integrated circuit device data 42 freescale semiconductor 33911 functional device operations logic commands and registers mc33911g5ac/mc3433911g5ac * lin failure gone: if lin failure (overtemp, txd/rxd short) was set, the flag resets automatically when the failure is gone. j2602 - lin dominant voltage select this write-only bit controls the j2602 circuitry. if the circuitry is enabled (bit sets to 0), the txd-lin-rxd communication works down to the battery under-voltage condition is detected. below, the bus is in recessi ve state. if the circuitry is disabled (bit sets to 1), the communication txd-lin-rxd works down to 4.6 v (typical value). 0 = enabled j2602 feature. 1 = disabled j2602 feature. rxonly - lin receiver operation only this write-only bit controls the behavior of the lin transmitter. in normal mode, the activation of the rxonly bit disables the lin transmitter. in case of a lin error condition, this bit is automatically set. in stop mode this bit disables the lin wake-up functionality, and the rxd pin will reflect the state of the lin bus. 1 = only lin receiver active (normal mode) or lin wake- up disabled (stop mode). 0 = lin fully enabled. lsrx - lin slew-rate this write-only bit controls the lin driver slew-rate in accordance with table 17 . lin status register - linsr this register returns the status of the lin physical interface block and is also returned when writing to the lincr. rxshort - rxd pin short-circuit this read-only bit indicates a short-circuit condition on the rxd pin (shorted either to 5.0 v or to ground). the short- circuit delay must be a worst case of 8s to be detected and to shut down the driver. to clear this bit, it must be read after the condition is gone (transit ion detected on rxd pin). the lin driver is automatically re -enabled once the condition is gone and txd is high. 1 = rxd short-circuit condition. 0 = none. txdom - txd permanent dominant this read-only bit signals the detection of a txd pin stuck at dominant (ground) condition and the resultant shutdown in the lin transmitter. this cond ition is detected after the txd pin remains in dominant state fo r more than 1 second (typical value). to clear this bit, it must be read after txd has gone high. the lin driver is automatically re-enabled once txd goes high. 1 = txd stuck at dominant fault detected. 0 = none. linot - lin driver over-temperature this read-only bit signals that the lin transceiver was shutdown due to over-temperature. the transmitter is automatically re-enabled after the over-temperature condition is gone and txd is high. the linot bit is cleared after spi read once the condition is gone. 1 = lin over-temperature shutdown 0 = none high side control register - hscr this register controls the ope ration of the high side driver. writing to this register return s the high side status register (hssr). table 16. lin control register - $4 c3 c2 c1 c0 write dis_j2602 rxonly lsr1 lsr0 reset value 0000 reset condition por por, reset mode, ext_reset or lin failure gone* por table 17. lin slew rate control lsr1 lsr0 description 0 0 normal slew rate (up to 20 kb/s) 0 1 slow slew rate (up to 10 kb/s) 1 0 fast slew rate (up to 100 kb/s) 1 1 reserved table 18. lin status register - $4/$5 s3 s2 s1 s0 read rxshort txdom linot 0 table 19. high side control register - $6 c3 c2 c1 c0 write 0 pwmhs1 0 hs1 reset value 00 0 0 reset condition por por, reset mode, ext_reset, hs1 over-temp or (vsov & hvse)
analog integrated circuit device data freescale semiconductor 43 33911 functional device operations logic commands and registers mc33911g5ac/mc3433911g5ac pwmhs1 - pwm input control enable. this write-only bit enables/disables the pwmin input pin to control the high side switch. the high side switch must be enabled (hs1 bit). 1 = pwmin input controls hs1 output. 0 = hs1 is controlled only by spi. hs1 - hs1 switch control. this write-only bit enables/disables the high side switch. 1 = hs1 switch on. 0 = hs1 switch off. high side status register - hssr this register returns the status of the high side switch and is also returned when writing to the hscr. high side thermal shutdown a thermal shutdown of the high side driver is indicated by setting the hs1op and hs1cl bits simultaneously. hs1op - high side switch open-load detection this read-only bit signals that the high side switch is conducting current below a certain threshold indicating possible load disconnection. 1 = hs1 open load detected (or thermal shutdown) 0 = normal hs1cl - high side current limitation this read-only bit indicates that the high side switch is operating in current limitation mode. 1 = hs1 in current limitation (or thermal shutdown) 0 = normal low side control register - lscr this register controls the oper ation of the lo w side drivers. writing the low side control register (lscr) will also return the low side status register (lssr). pwmlx - pwm input control enable. this write-only bit enables/d isables the pwmin input pin to control the respective low side switch. the corresponding low side switch must be enabled (lsx bit). 1 = pwmin input controls lsx. 0 = lsx is controlled only by spi. lsx - lsx switch control. this write-only bit enables/disables the corresponding low side switch. 1 = lsx switch on. 0 = lsx switch off. low side status register - lssr this register returns the stat us of the low side switches and is also returned when writing to the lscr. low side thermal shutdown a thermal shutdown of the low side drivers is indicated by setting all lsxop and lsxcl bits simultaneously. lsxop - low side switch open-load detection this read-only bit signals that the low side switches are conducting current below a certain threshold indicating possible load disconnection. 1 = lsx open load detected (or thermal shutdown) 0 = normal lsxcl - low side current limitation this read-only bit indicates that the respective low side switch is operating in current limitation mode. 1 = lsx in current limitation (or thermal shutdown) 0 = normal timing control register - timcr this register allows to c onfigure the watchdog, the cyclic sense and forced wake-up perio ds. writing to the timing control register (timcr) will also return the watchdog status register (wdsr). table 20. high side status register - $6/$7 s3 s2 s1 s0 read - - hs1op hs1cl table 21. low side control register - $8 c3 c2 c1 c0 write pwmls2 pwmls1 ls2 ls1 reset value 00 0 0 reset condition por por, reset mode, ext_reset, lsx over-temp or (vsov & hvse) table 22. low side status register - $8/$9 c3 c2 c1 c0 read ls2op ls2cl ls1op ls1cl
analog integrated circuit device data 44 freescale semiconductor 33911 functional device operations logic commands and registers mc33911g5ac/mc3433911g5ac cs/wd - cyclic sense or watchdog prescaler select this write-only bit selects wh ich prescaler is being written to the cyclic sense/forced wake-up prescaler or the watchdog prescaler. 1 = cyclic sense/forced wake-up prescaler selected 0 = watchdog prescaler select wdx - watchdog prescaler this write-only bits selects the divider for the watchdog prescaler and therefore selects the watchdog period in accordance with table 24 . this configuration is valid only if windowing watchdog is active. cystx - cyclic sense period prescaler select this write-only bits selects the interval for the wake-up cyclic sensing together with the bit cysx8 in the configuration register (cfr) (see configuration register - cfr on page 45 ). this option is only active if the high side switch is enabled when entering in stop or sleep mode. otherwise a timed wake-up is performed after the period shown in table 25 . watchdog status register - wdsr this register returns the wa tchdog status information and is also returned when writing to the timcr. wdto - watchdog timeout this read-only bit signals the last reset was caused by either a watchdog timeout or by an attempt to clear the watchdog within the window closed. any access to this register or the timing control register (timcr) will clear the wdto bit. 1 = last reset caused by watchdog timeout 0 = none wderr - watchdog error this read-only bit signals the detection of a missing watchdog resistor. in this condition the watchdog is using the internal, lower precision timebase. the windowing function is disabled. 1 = wdconf pin resistor missing 0 = wdconf pin resistor not floating table 23. timing control register - $a c3 c2 c1 c0 write cs/wd wd2 wd1 wd0 cyst2 cyst1 cyst0 reset value -000 reset condition -por table 24. watchdog prescaler wd2 wd1 wd0 prescaler divider 0 0 0 1 0 0 1 2 0 1 0 4 0 1 1 6 1 0 0 8 1 0 1 10 1 1 0 12 1 1 1 14 table 25. cyclic sense and force wake-up interval cysx8 (67) cyst2 cyst1 cyst0 interval x 0 0 0 no cyclic sense (68) 0 0 0 1 20 ms 0 0 1 0 40 ms 0 0 1 1 60 ms 0 1 0 0 80 ms 0 1 0 1 100 ms 0 1 1 0 120 ms 0 1 1 1 140 ms 1 0 0 1 160 ms 1 0 1 0 320 ms 1 0 1 1 480 ms 1 1 0 0 640 ms 1 1 0 1 800 ms 1 1 1 0 960 ms 1 1 1 1 1120 ms notes 67. bit cysx8 is located in configuration register (cfr) 68. no cyclic sense and no force wake up available. table 26. watchdog status register - $a/$b s3 s2 s1 s0 read wdto wderr wdoff wdwo
analog integrated circuit device data freescale semiconductor 45 33911 functional device operations logic commands and registers mc33911g5ac/mc3433911g5ac wdoff - watchdog off this read-only bit signals that the watchdog pin connected to ground and therefore disabled. in this case watchdog timeouts are disabled and the device automatically enters normal mode out of reset. this might be necessary for software debugging and for programming the flash memory. 1 = watchdog is disabled 0 = watchdog is enabled wdwo - watchdog window open this read-only bit signals when the watchdog window is open for clears. the purpose of this bit is for testing. should be ignored in case wderr is high. 1 = watchdog window open 0 = watchdog window closed analog multiplexer control register - muxcr this register controls the analog multiplexer and selects the divider ration for the lx input divider. lxds - lx analog input divider select this write-only bit selects the resistor divider for the lx analog inputs. voltage is internally clamped to vdd. 0 = lx analog divider: 1 1 = lx analog divider: 3.6 (typ.) mxx - analog multip lexer input select these write-only bits selects which analog input is multiplexed to the adout0 pin according to table 28 . when disabled or when in stop or sleep mode, the output buffer is not powered and the adout0 output is left floating to achieve lower current consumption. configuration register - cfr this register controls the cy clic sense timing multiplier. cysx8 - cyclic se nse timing x 8. this write-only bit influences the cyclic sense and forced wake-up period as shown in table 25 . 1 = multiplier enabled 0 = none interrupt mask register - imr this register allows masking of some of the interrupt sources. no interrupt will be generated to the mcu and no flag will be set in the isr register. the 5.0v regulator over- temperature prewarning interrupt and under-voltage (vsuv) interrupts can not be masked and will always cause an interrupt. writing to the imr will return the isr. hsm - high side interrupt mask this write-only bit enables/dis ables interrupts generated in the high side block. 1 = hs interrupts enabled 0 = hs interrupts disabled lsm - low side interrupt mask this write-only bit enables/dis ables interrupts generated in the low side block. 1 = ls interrupts enabled 0 = ls interrupts disabled linm - lin interrupts mask this write-only bit enables/dis ables interrupts generated in the lin block. 1 = lin interrupts enabled 0 = lin interrupts disabled table 27. analog multiplexer control register -$c c3 c2 c1 c0 write lxds mx2 mx1 mx0 reset value 1 0 0 0 reset condition por por, reset mode or ext_reset table 28. analog multiplexer channel select mx2 mx1 mx0 meaning 0 0 0 disabled 0 0 1 reserved 0 1 0 die temperature sensor 0 1 1 vsense input 1 0 0 l1 input 1 0 1 l2 input 1 1 0 reserved 1 1 1 reserved table 29. configuration register - $d c3 c2 c1 c0 write 0 cysx8 0 0 reset value 0000 reset condition por, reset mode or ext_reset por por por table 30. interrupt mask register - $e c3 c2 c1 c0 write hsm lsm linm vmm reset value1111 reset condition por
table 32. interrupt sources interrupt source priority isr3 isr2 isr1 isr0 none maskable maskable analog integrated circuit device data 46 freescale semiconductor 33911 functional device operations logic commands and registers mc33911g5ac/mc3433911g5ac vmm - voltage moni tor interrupt mask this write-only bit enables/dis ables interrupts generated in the voltage monitor block. the only maskable interrupt in the voltage monitor block is the v sup over-voltage interrupt. 1 = interrupts enabled 0 = interrupts disabled interrupt source register - isr this register allows the m cu to determine the source of the last interrupt or wake- up respectively. a read of the register acknowledges the interrupt and leads irq pin to high, in case there are no other pending interrupts. if there are pending interrupts, irq will be driven high for 10s and then be driven low again. this register is also returned when writing to the interrupt mask register (imr). isrx - interrupt source register these read-only bits indicate the interrupt source following table 32 . if no interrupt is pending then all bits are 0. in case more than one interrupt is pending, the interrupt sources are handled sequentially multiplex. table 31. interrupt source register - $e/$f s3 s2 s1 s0 read isr3 isr2 isr1 isr0 0 0 0 0 no interrupt no interrupt none 0 0 0 1 lx wake-up from stop and sleep mode - highest 0 0 1 0 - hs interrupt (over-temperature) 0 0 1 1 - ls interrupt (over-temperature) 0 1 0 0 lin wake-up lin interrupt (rxshort, txdom, lin ot) 0 1 0 1 voltage monitor interrupt (low voltage and vdd over-temperature) voltage monitor interrupt (high voltage) 0 1 1 0 forced wake-up - lowest
analog integrated circuit device data freescale semiconductor 47 33911 typical application mc33911g5ac/mc3433911g5ac typical application the 33911 can be configured in several applications. the figure below shows the 33911 in the typical slave node application. voltage regulator spi & control reset control module lvr, hvr, htr, wd, window watchdog module lin physical layer vs2 hs1 ls2 vsense analog input module digital input module lin rxd adout0 sclk mosi miso txd cs wake up module interrupt control module lvi, hvi, hti, oci low side control module vbat sense m odule analog multiplexer l2 l1 ls1 pgnd wdconf chip temp sense module pwmin high side control module lgnd internal bus mcu rst irq agnd pgnd vs1 agnd vdd a/d sci spi timer rst vdd irq c4 c3 r4 c2 c1 d1 v r1 c5 lin r2 r3 hb type relay motor output bat typical component values: c1 = 47 f; c2 = c4 = 100 nf; c3 = 10 f; c5 = 220 pf r1 = 10 k : ; r2 = r3 = 10 k : r4 = 20 k : -200 k : recommended configuration of the not connected pins (nc): pin 15, 16, 20, 21 = gnd pin 11, 30 = open (floating) pin 24 = open (floating) or vs2 pin 28 = this pin is not internally connected and may be used for pcb routing optimization.
analog integrated circuit device data 48 freescale semiconductor 33911 mc33911bac product specifications pages 48 to 88 mc33911bac / mc34911bac mc33911bac product specifications pages 48 to 88
analog integrated circuit device data 49 freescale semiconductor 33911 internal block diagram mc33911bac / mc34911bac internal block diagram figure 25. 33911bac simplifie d internal block diagram voltage regulator high side control module interrupt control module lvi, hvi, hti, oci reset control module lvr, hvr, htr, wd window watchdog module spi & control lin physical layer wake-up module digital input module analog input chip temperature sense module analog multiplexer module agnd pgnd hs1 l1 lin rst irq vs2 vs1 vdd pwmin miso mosi sclk cs adout0 rxd txd lgnd wdconf vs2 internal bus low side control module l2 vbat sense module vsense ls1 ls2
analog integrated circuit device data freescale semiconductor 50 33911 pin connections mc33911bac / mc34911bac pin connections 8 pwmin 7 adout0 5 sclk 4 mosi 3 miso 1 rxd 2 txd 6 cs 17 ls2 18 pgnd 20 nc* 21 nc* 22 l2 24 nc* 23 l1 19 ls1 25 hs1 26 vs2 28 nc 29 vsense 30 nc* 32 agnd 31 vdd 27 vs1 16 nc* 15 nc* 13 lin 12 wdconf 11 nc* 9 rst 10 irq 14 lgnd * special configuration recommended / mandatory for marked nc pins figure 26. 33911 pin connections table 33. 33911 pin definitions a functional description of each pin can be found in the functional pin description section. pin pin name formal name definition 1 rxd receiver output this pin is the receiver output of the lin interface which reports the state of the bus voltage to the mcu interface. 2 txd transmitter input this pin is the transmitter input of the lin interface which controls the state of the bus output. 3 miso spi output spi (serial peripheral interface) data output. when cs is high, pin is in the high-impedance state. 4 mosi spi input spi (serial peripheral interface) data input. 5 sclk spi clock spi (serial peripheral interface) clock input. 6 cs spi chip select spi (serial peripheral interface) chip select input pin. cs is active low. 7 adout0 analog output pin 0 analog multiplexer output. 8 pwmin pwm input high side and low side pulse-width modulation input. 9 rst internal reset i/o bidirectional reset i/o pin - driven lo w when any internal reset source is asserted. rst is active low. 10 irq internal interrupt output interrupt output pin, indicating wake-up events from stop mode or events from normal and normal request modes. irq is active low.
analog integrated circuit device data 51 freescale semiconductor 33911 pin connections mc33911bac / mc34911bac 12 wdconf watchdog configuration pin this input pin is for configuration of the watchdog period and allows the disabling of the watchdog. 13 lin lin bus this pin represents the single-wire bus transmitter and receiver. 14 lgnd lin ground pin this pin is the device lin ground connecti on. it is internally connected to the pgnd pin. 17 19 ls2 ls1 low side outputs relay drivers low side outputs. 18 pgnd power ground pin this pin is the device low side ground co nnection. it is internally connected to the lgnd pin. 22 23 l2 l1 wake-up inputs these pins are the wake-up capable digital inputs (69) . in addition, all lx inputs can be sensed analog via the analog multiplexer. 25 hs1 high side output high side switch output. 26 27 vs2 vs1 power supply pin these pins are device battery level power supply pins. vs2 is supplying the hs1 driver while vs1 supplies the remaining blocks. (70) 29 vsense voltage sense pin battery voltage sense input. (71) 31 vdd voltage regulator output +5.0v main voltage regulator output pin. (72) 32 agnd analog ground pin this pin is the device analog ground connection. notes 69. when used as a digital input, a series 33 k : resistor must be used to protect against automotive transients. 70. reverse battery protection series diodes must be used externally to protect the internal circuitry. 71. this pin can be connected directly to the battery line for voltage measurements. the pin is self-protected against reverse b attery connections. it is strongly recommended to connect a 10 k : resistor in series with this pin for protection purposes. 72. external capacitor (2.0 f < c < 100 f; 0.1 : < esr < 10 : ) required. table 33. 33911 pin definitions a functional description of each pin can be found in the functional pin description section. pin pin name formal name definition
analog integrated circuit device data freescale semiconductor 52 33911 electrical characteristics maximum ratings mc33911bac / mc34911bac electrical characteristics maximum ratings table 34. maximum ratings all voltages are with respect to ground unless otherwise no ted. exceeding these ratings may cause a malfunction or permanent damage to the device. ratings symbol value unit electrical ratings supply voltage at vs1 and vs2 normal operation (dc) transient conditions (load dump) v sup(ss) v sup(pk) -0.3 to 27 -0.3 to 40 v supply voltage at vdd v dd -0.3 to 5.5 v input / output pins voltage (73) cs , rst , sclk, pwmin, adout0, mosi, miso, txd, rxd interrupt pin (irq ) (74) v in v in(irq) -0.3 to v dd +0.3 -0.3 to 11 v hs1 pin voltage (dc) v hs1 - 0.3 to v sup +0.3 v ls1 and ls2 pin voltage (dc) v ls -0.3 to 45 v l1 and l2 pin voltage normal operation with a series 33k : resistor (dc) transient input voltage with external component (according to iso7637-2) (see figure 28 ) v lxdc v lxtr -18 to 40 100 v vsense pin voltage (dc) v vsense -27 to 40 v lin pin voltage normal operation (dc) transient input voltage with external component (according to iso7637-2) (see figure ) v busdc v bustr -18 to 40 -150 to 100 v vdd output current i vdd internally limited a esd voltage human body model - lin pin (75) human body model - all other pins (75) machine model (76) charge device model (77) corner pins (pins 1, 8, 9, 16, 17, 24, 25 and 32) all other pins (pins 2-7, 10-15, 18-23, 26-31) v esd1-1 v esd1-2 v esd2 v esd3-1 v esd3-2 8000 2000 150 750 500 v nc pin voltage (nc pins 11, 15, 16, 20, 21, 24, 28 and 30) (78) v nc note 78 notes 73. exceeding voltage limits on specified pins may cause a malfunction or permanent damage to the device. 74. extended voltage range for programming purpose only. 75. testing is performed in accor dance with the human body model (c zap = 100 pf, r zap = 1500 : 76. testing is performed in acco rdance with the machine model (c zap = 200 pf, r zap = 0 : 77. testing is performed in accordance wi th the charge device model, robotic (c zap = 4.0 pf 78. special configuration recommended / mandatory for marked nc pins. please refer to the typical application shown on page 88 .
analog integrated circuit device data 53 freescale semiconductor 33911 electrical characteristics maximum ratings mc33911bac / mc34911bac thermal ratings operating ambient temperature (79) 33911 34911 t a -40 to 125 -40 to 85 q c operating junction temperature t j -40 to 150 q c storage temperature t stg -55 to 150 q c thermal resistance, junction to ambient natural convection, single layer board (1s) (80) , (81) natural convection, four layer board (2s2p) (80) , (82) r t ja 85 56 q c/w thermal resistance, junction to case (83) r t jc 23 q c/w peak package reflow temperature during reflow (84) , (85) t pprt note 85 c notes 79. the limiting factor is junction temperat ure; taking into account the power dissipat ion, thermal resistance, and heat sinking . 80. junction temperature is a function of on-chip power dissipat ion, package thermal resistance, mounting site (board) temperatu re, ambient temperature, air flow, power dissipation of othe r components on the board, and board thermal resistance. 81. per jedec jesd51-2 with the singl e layer board (jesd51-3) horizontal. 82. per jedec jesd51-6 with the board (jesd51-7) horizontal. 83. thermal resistance between the die and the case top surface as measured by the cold plate method (mil spec-883 method 1012.1 ). 84. pin soldering temperature limit is for 10 seconds maximum du ration. not designed for immersion soldering. exceeding these li mits may cause malfunction or permanent damage to the device. 85. freescale?s package reflow capability m eets pb-free requirements for jedec standard j-std-020c. for peak package reflow temperature and moisture sensitivity levels (msl), go to www.free scale.com, search by part number [e.g. remove prefixes/suffixe s and enter the core id to view all orderable parts. (i.e. mc33xxxd enter 33xxx), and review parametrics. table 34. maximum ratings (continued) all voltages are with respect to ground unless otherwise no ted. exceeding these ratings may cause a malfunction or permanent damage to the device. ratings symbol value unit
analog integrated circuit device data freescale semiconductor 54 33911 electrical characteristics static electrical characteristics mc33911bac / mc34911bac static electrical characteristics table 35. static electrical characteristics characteristics noted under conditions 5.5 v d v sup d 18 v, -40c d t a d 125c for the 33911 and -40c d t a d 85c for the 34911, unless otherwise not ed. typical values noted reflect th e approximate parameter mean at t a = 25c under nominal conditions, unless otherwise noted. characteristic symbol min typ max unit supply voltage range (vs1, vs2) nominal operating voltage v sup 5.5 ? 18 v functional operating voltage (86) v supop ? ? 27 v load dump v supld ? ? 40 v supply current range ( v sup = 13.5 v) normal mode (i out at v dd = 10 ma), lin recessive state (87) i run ? 4.5 10 ma stop mode, vdd on with i out = 100 a, lin recessive state (87) , (88) , (89) 5.5 v < v sup < 12 v v sup = 13.5 v i stop ? ? 48 58 80 90 a sleep mode, vdd off, lin recessive state (87) , (89) 5.5 v < v sup < 12 v 12 v d v sup < 13.5 v i sleep ? ? 27 37 35 48 a cyclic sense supply current adder (90) i cyclic ? 10 ? a supply under/over voltage detections power-on reset (batfail) (91) threshold (measured on vs1) (90) hysteresis (measured on vs1) (90) v batfail v batfail_hys 1.5 ? 3.0 0.9 3.9 ? v v sup under-voltage detection (vsuv flag) (normal and normal request modes, interrupt generated) threshold (measured on vs1) hysteresis (measured on vs1) v suv v suv_hys 5.55 ? 6.0 1.0 6.6 ? v v sup over-voltage detection (vsov flag) (normal and normal request modes, interrupt generated) threshold (measured on vs1) hysteresis (measured on vs1) v sov v sov_hys 18 ? 19.25 1.0 20.5 ? v notes 86. device is fully functional . all features are operating. 87. total current (i vs1 + i vs2 ) measured at gnd pins excluding all loads, cyclic sense disabled. 88. total i dd current (including loads) below 100 a. 89. stop and sleep modes current will increase if v sup exceeds 13.5 v. 90. this parameter is guaranteed by proc ess monitoring but not production tested. 91. the flag is set during power-up sequence. to clear the flag, a spi read must be performed.
analog integrated circuit device data 55 freescale semiconductor 33911 electrical characteristics static electrical characteristics mc33911bac / mc34911bac voltage regulator (92) (vdd) normal mode output voltage 1.0 ma < i vdd < 50 ma; 5.5 v < v sup < 27 v v ddrun 4.75 5.00 5.25 v normal mode output current limitation i vddrun 60 110 200 ma dropout voltage (93) i vdd = 50 ma v dddrop ? 0.1 0.25 v stop mode output voltage i vdd < 5.0 ma v ddstop 4.75 5.0 5.25 v stop mode output current limitation i vddstop 6.0 12 36 ma line regulation normal mode, 5.5 v < v sup < 18 v; i vdd = 10 ma stop mode, 5.5 v < v sup < 18 v; i vdd = 1.0 ma lr run lr stop ? ? 20 5.0 25 25 mv load regulation normal mode, 1.0 ma < i vdd < 50 ma stop mode, 0.1 ma < i vdd < 5.0 ma ld run ld stop ? ? 15 10 80 50 mv over-temperature prewarning (junction) (94) interrupt generated, bit vddot set t pre 110 125 140 c over-temperature prewarning hysteresis (94) t pre_hys ? 10 ? c over-temperature shutdown temperature (junction) (94) t sd 155 170 185 c over-temperature shutdown hysteresis (94) t sd_hys ? 10 ? c notes 92. specification with external capacitor 2.0 f < c < 100 f and 100 m : d esr d 10 : 93. measured when voltage has dropped 250 mv below its nominal value (5.0 v). 94. this parameter is guaranteed by pr ocess monitoring but not production tested. table 35. static electrical characteristics (continued) characteristics noted under conditions 5.5 v d v sup d 18 v, -40c d t a d 125c for the 33911 and -40c d t a d 85c for the 34911, unless otherwise not ed. typical values noted reflect th e approximate parameter mean at t a = 25c under nominal conditions, unless otherwise noted. characteristic symbol min typ max unit
analog integrated circuit device data freescale semiconductor 56 33911 electrical characteristics static electrical characteristics mc33911bac / mc34911bac rst input/output pin (rst ) vdd low-voltage reset threshold v rst th 4.3 4.5 4.7 v low-state output voltage i out = 1.5 ma; 3.5 v d v sup d 27 v v ol 0.0 ? 0.9 v high-state output current (0 < v out < 3.5 v) i oh -150 -250 -350 a pull-down current limitation (internally limited) v out = v dd i pd_max 1.5 ? 8.0 ma low-state input voltage v il -0.3 ? 0.3 x v dd v high-state input voltage v ih 0.7 x v dd ? v dd +0.3 v miso spi output pin (miso) low-state output voltage i out = 1.5 ma v ol 0.0 ? 1.0 v high-state output voltage i out = -250 a v oh v dd -0.9 ? v dd v tri-state leakage current 0 v d v miso d v dd i trimiso -10 ? 10 a spi input pins (mosi, sclk, cs ) low-state input voltage v il -0.3 ? 0.3 x v dd v high-state input voltage v ih 0.7 x v dd ? v dd +0.3 v mosi, sclk input current 0 v d v in d v dd i in -10 ? 10 a cs pull-up current 0 v < v in < 3.5 v i pucs 10 20 30 a interrupt output pin ( irq ) low-state output voltage i out = 1.5 ma v ol 0.0 ? 0.8 v high-state output voltage i out = -250 a v oh v dd -0.8 ? v dd v leakage current v dd d v out d v v oh ? ? 2.0 ma pulse width modulation input pin (pwmin) low-state input voltage v il -0.3 ? 0.3 x v dd v high-state input voltage v ih 0.7 x v dd ? v dd +0.3 v pull-up current 0 v < v in < 3.5 v i pupwmin 10 20 30 a table 35. static electrical characteristics (continued) characteristics noted under conditions 5.5 v d v sup d 18 v, -40c d t a d 125c for the 33911 and -40c d t a d 85c for the 34911, unless otherwise not ed. typical values noted reflect th e approximate parameter mean at t a = 25c under nominal conditions, unless otherwise noted. characteristic symbol min typ max unit
analog integrated circuit device data 57 freescale semiconductor 33911 electrical characteristics static electrical characteristics mc33911bac / mc34911bac high side output hs1 pin (hs1) output drain-to-source on resistance t j = 25c, i load = 50 ma; v sup > 9.0 v t j = 150c, i load = 50 ma; v sup > 9.0 v (95) t j = 150c, i load = 30 ma; 5.5 v < v sup < 9.0 v (95) r ds(on) ? ? ? ? ? ? 7.0 10 14 : output current limitation (96) 0 v < v out < v sup - 2.0 v i limhs1 60 120 250 ma open load current detection (97) i olhs1 ? 5.0 7.5 ma leakage current -0.2 v < v hs1 < v s2 + 0.2 v i leak ? ? 10 a short-circuit detection threshold (98) 5.5 v < v sup < 27 v v thsc v sup -2 ? ? v over-temperature shutdown (99) , (104) t hssd 150 165 180 c over-temperature shutdown hysteresis (104) t hssd_hys ? 10 ? c low side outputs ls1 and ls2 pins (ls1, ls2) output drain-to-source on resistance t j = 25c, i load = 150 ma, v sup > 9.0 v t j = 125c, i load = 150 ma, v sup > 9.0 v t j = 125c, i load = 120 ma, 5.5 v < v sup < 9.0 v r ds(on) ? ? ? ? ? ? 2.5 4.5 10 : output current limitation (100) 2.0 v < v out < v sup i limlsx 160 275 350 ma open load current detection (101) i ollsx ? 8.0 12 ma leakage current -0.2 v < v out < vs1 i leak ? ? 10 a active output energy clamp i out = 150 ma v clamp v sup +2 ? v sup +5 v short-circuit detection threshold (102) 5.5 v < v sup < 27 v v thsc 2.0 ? ? v over-temperature shutdown (103) , (104) t lssd 150 165 180 c over-temperature shutdown hysteresis (104) t lssd_hys ? 10 ? c notes 95. this parameter is production tested up to t a = 125c and guaranteed by process monitoring up to t j = 150c. 96. when over-current occurs, the high side stays on with limi ted current capability and the hs1cl flag is set in the hssr 97. when open load occurs, the flag (hs1op) is set in the hssr 98. when short-circuit occurs and if the hvse flag is enabled, hs1 automatically shut down. 99. when over-temperature shutdown occurs, the high side is turned off. all fl ags in hssr are set. 100. when over-current occurs, the corresponding low side stays on with limited current capability and the lsxcl flag is set in the lssr 101. when open load occurs, the flag (lsxop) is set in the lssr. 102. when short-circuit occurs and if the hvse flag is enabled, both ls automatically shut down. 103. when over-temperature shutdown occurs, both low si des are turned off. all flags in lssr are set. 104. guaranteed by characterization but not production tested table 35. static electrical characteristics (continued) characteristics noted under conditions 5.5 v d v sup d 18 v, -40c d t a d 125c for the 33911 and -40c d t a d 85c for the 34911, unless otherwise not ed. typical values noted reflect th e approximate parameter mean at t a = 25c under nominal conditions, unless otherwise noted. characteristic symbol min typ max unit
analog integrated circuit device data freescale semiconductor 58 33911 electrical characteristics static electrical characteristics mc33911bac / mc34911bac l1 and l2 input pins (l1, l2) low detection threshold 5.5 v < v sup < 27 v v thl 2.0 2.5 3.0 v high detection threshold 5.5 v < v sup < 27 v v thh 3.0 3.5 4.0 v hysteresis 5.5 v < v sup < 27 v v hys 0.5 1.0 1.5 v input current (105) -0.2 v < v in < vs1 i in -10 ? 10 a analog input impedance (106) r lxin 800 1550 ? k : analog input divider ratio (ratio lx = v lx / v adout0 ) lxds (lx divider select) = 0 lxds (lx divider select) = 1 ratio lx 0.95 3.42 1.0 3.6 1.05 3.78 analog output offset ratio lxds (lx divider select) = 0 lxds (lx divider select) = 1 v ratiolx- offset -80 -22 0.0 0.0 80 22 mv analog inputs matching lxds (lx divider select) = 0 lxds (lx divider select) = 1 lx matching 96 96 100 100 104 104 % window watchdog configuration pin (wdconf) external resistor range r ext 20 ? 200 k : watchdog period accuracy with extern al resistor (excluding resistor accuracy) (107) wd acc -15 ? 15 % analog multiplexer internal chip temperature sense gain s ttov ? 10.5 ? mv/k vsense input divider ratio (ratio vsense = v vsense / v adout0 ) 5.5 v < v sup < 27 v ratio vsense 5.0 5.25 5.5 vsense output related offset -40c < t a < -20c offset vsense -30 -45 ? ? 30 45 mv analog output (adout0) maximum output voltage -5.0 ma < i o < 5.0 ma v out_max v dd -0.35 ? v dd v minimum output voltage -5.0 ma < i o < 5.0 ma v out_min 0.0 ? 0.35 v notes 105. analog multiplexer input di sconnected from lx input pin. 106. analog multiplexer input connected to lx input pin. 107. watchdog timing period ca lculation formula: t pwd [ms] = 0.466 * (r ext - 20) + 10 (r ext in k : table 35. static electrical characteristics (continued) characteristics noted under conditions 5.5 v d v sup d 18 v, -40c d t a d 125c for the 33911 and -40c d t a d 85c for the 34911, unless otherwise not ed. typical values noted reflect th e approximate parameter mean at t a = 25c under nominal conditions, unless otherwise noted. characteristic symbol min typ max unit
analog integrated circuit device data 59 freescale semiconductor 33911 electrical characteristics static electrical characteristics mc33911bac / mc34911bac rxd output pin (lin physical layer) (rxd) low-state output voltage i out = 1.5 ma v ol 0.0 ? 0.8 v high-state output voltage i out = -250 a v oh v dd -0.8 ? v dd v txd input pin (lin physical layer) (txd) low-state input voltage v il -0.3 ? 0.3 x v dd v high-state input voltage v ih 0.7 x v dd ? v dd +0.3 v pin pull-up current, 0 v < v in < 3.5 v i puin 10 20 30 a lin physical layer, transceiver (lin) (108) output current limitation dominant state, v bus = 18 v i buslim 40 120 200 ma leakage output current to gnd dominant state; v bus = 0 v; v bat = 12 v recessive state; 8.0 v v bat 18 v; 8.0 v v bus 18 v; v bus t v bat gnd disconnected; gnd device = v sup ; v bat = 12 v; 0 v < v bus < 18 v v bat disconnected; v sup_device = gnd; 0 v < v bus < 18 v i bus_pas_dom i bus_pas_rec i bus_no_gnd i bus -1.0 ? -1.0 ? ? ? ? ? ? 20 1.0 100 ma a ma a receiver input voltages receiver dominant state receiver recessive state receiver threshold center (v th_dom + v th_rec )/2 receiver threshold hysteresis (v th_rec - v th_dom ) v busdom v busrec v bus_cnt v hys ? 0.6 0.475 ? ? ? 0.5 ? 0.4 ? 0.525 0.175 v sup lin transceiver output voltage recessive state, txd high, i out = 1.0 a dominant state, txd low, 500 : external pull-up resistor, ldvs = 0 dominant state, txd low, 500 : external pull-up resistor, ldvs = 1 v lin_rec v lin_dom_0 v lin_dom_1 v sup -1 ? ? ? 1.1 1.7 ? 1.4 2 v lin pull-up resistor to v sup r slave 20 30 60 k : over-temperature shutdown (109) t linsd 150 165 180 c over-temperature shutdown hysteresis t linsd_hys ? 10 ? c notes 108. parameters guaranteed for 7.0 v d v sup d 18 v. 109. when over-temperature shutdown occurs, the lin bus goes into a recessive state and the flag linot in the linsr is set. table 35. static electrical characteristics (continued) characteristics noted under conditions 5.5 v d v sup d 18 v, -40c d t a d 125c for the 33911 and -40c d t a d 85c for the 34911, unless otherwise not ed. typical values noted reflect th e approximate parameter mean at t a = 25c under nominal conditions, unless otherwise noted. characteristic symbol min typ max unit
analog integrated circuit device data freescale semiconductor 60 33911 electrical characteristics dynamic electrical characteristics mc33911bac / mc34911bac dynamic electrical characteristics table 36. dynamic electrical characteristics characteristics noted under conditions 5.5 v d v sup d 18 v, -40c d t a d 125c for the 33911 and -40c d t a d 85c for the 34911, otherwise noted. typical values noted reflect the approximate parameter mean at t a = 25c under nominal conditions, unless otherwise noted. characteristic symbol min typ max unit spi interface timing (see figure 36 ) spi operating frequency f spiop ??4.0mhz sclk clock period t ps clk 250 ? n/a ns sclk clock high time (110) t w sclkh 110 ? n/a ns sclk clock low time (110) t w sclkl 110 ? n/a ns falling edge of cs to rising edge of sclk (110) t lead 100 ? n/a ns falling edge of sclk to cs rising edge (110) t lag 100 ? n/a ns mosi to falling edge of sclk (110) t sisu 40 ? n/a ns falling edge of sclk to mosi (110) t sih 40 ? n/a ns miso rise time (110) c l = 220 pf t rso ? 40 ? ns miso fall time (110) c l = 220 pf t fso ? 40 ? ns time from falling or rising edges of cs to: (110) - miso low-impedance - miso high -impedance t soen t sodis 0.0 0.0 ? ? 50 50 ns time from rising edge of sclk to miso data valid (110) 0.2 x v dd d miso t 0.8 x v dd , c l = 100 pf t valid 0.0 ? 75 ns rst output pin reset low-level duration after v dd high (see figure 35 ) t rst 0.65 1.0 1.35 ms reset deglitch filter time t rstdf 350 600 900 ns window watchdog configuration pin (wdconf) watchdog time period (111) external resistor r ext = 20 k : (1%) external resistor r ext = 200 k : (1%) without external resistor r ext (wdconf pin open) t pwd 8.5 79 110 10 94 150 11.5 108 205 ms notes 110. this parameter is guaranteed by pr ocess monitoring but not production tested. 111. watchdog timing period ca lculation formula: t pwd [ms] = 0.466 * (r ext - 20) + 10 (r ext in k :
analog integrated circuit device data 61 freescale semiconductor 33911 electrical characteristics dynamic electrical characteristics mc33911bac / mc34911bac l1 and l2 inputs wake-up filter time t wuf 8.0 20 38 p s state machine timing delay between cs low-to-high transition (at the end of a spi stop command) and stop mode activation (112) t stop ? ? 5.0 p s normal request mode timeout (see figure 35 ) t nr tout 110 150 205 ms delay between spi command and hs /ls turn on (113) 9.0 v < v sup < 27 v t s- on ? ? 10 p s delay between spi command and hs /ls turn off (113) 9.0 v < v sup < 27 v t s- off ? ? 10 p s delay between normal request and normal mode after a watchdog trigger command (normal request mode) (112) t snr2n ? ? 10 p s delay between cs wake-up ( cs low to high) in stop mode and: normal request mode, vdd on and rst high first accepted spi command t wucs t wuspi 9.0 90 15 ? 80 n/a p s minimum time between rising and falling edge on the cs t 2 cs 4.0 ? ? p s lin physical layer: driver characteristics for normal slew rate - 20.0 kbit/sec (114) , (115) duty cycle 1: d1 = t bus_rec(min) /(2 x t bit ), t bit = 50 s 7.0 v d v sup d 18 v d1 0.396 ? ? duty cycle 2: d2 = t bus_rec(max) /(2 x t bit ), t bit = 50 s 7.6 v d v sup d 18 v d2 ? ? 0.581 lin physical layer: driver characteristics for slow slew rate - 10.4 kbit/sec (114) , (116) duty cycle 3: d3 = t bus_rec(min) /(2 x t bit ), t bit = 96 s 7.0 v d v sup d 18 v d3 0.417 ? ? p s duty cycle 4: d4 = t bus_rec(max) /(2 x t bit ), t bit = 96 s 7.6 v d v sup d 18 v d4 ? ? 0.590 p s notes 112. this parameter is guaranteed by pr ocess monitoring but not production tested. 113. delay between turn on or off command (rising edge on cs ) and hs or ls on or off, excluding rise or fall time due to an external load. 114. bus load r bus and c bus 1.0 nf / 1.0 k : , 6.8nf / 660 : , 10 nf / 500 : . measurement thresholds: 50% of txd signal to lin signal threshold defined at each parameter. see figure 29 . 115. see figure 30 . 116. see figure 31 . table 36. dynamic electrical characteristics (continued) characteristics noted under conditions 5.5 v d v sup d 18 v, -40c d t a d 125c for the 33911 and -40c d t a d 85c for the 34911, otherwise noted. typical values noted reflect the approximate parameter mean at t a = 25c under nominal conditions, unless otherwise noted. characteristic symbol min typ max unit
analog integrated circuit device data freescale semiconductor 62 33911 electrical characteristics dynamic electrical characteristics mc33911bac / mc34911bac lin physical layer: driver characteristics for fast slew rate lin fast slew rate (programming mode) sr fast ?20?v / p s lin physical layer: characteristics and wake-up timings (117) propagation delay and symmetry (118) propagation delay receiver, t rec_pd = max (t rec_pdr , t rec_pdf ) symmetry of receiver propagation delay t rec_pdf - t rec_pdr t rec_pd t rec_sym ? - 2.0 3.0 ? 6.0 2.0 p s bus wake-up deglitcher (sleep and stop modes) (119) t propwl 42 70 95 p s bus wake-up event reported from sleep mode (120) from stop mode (121) t wake t wake ? 9.0 ? 13 1500 17 p s txd permanent dominant state delay t txddom 0.65 1.0 1.35 s pulse width modulation input pin (pwmin) pwmin pin (122) max. frequency to drive hs and ls output pins f pwmin 10 khz notes 117. v sup from 7.0 v to 18 v, bus load r bus and c bus 1.0 nf / 1.0 k : , 6.8 nf / 660 : , 10 nf / 500 : . measurement thresholds: 50% of txd signal to lin signal threshold defined at each parameter. see figure 29 . 118. see figure 32 . 119. see figure 33 for sleep and figure 34 for stop mode. 120. the measurement is done with 1.0 f capacitor and 0 ma current load on v dd . the value takes into account the delay to charge the capacitor. the delay is measured between the bus wake-up threshold (v buswu ) rising edge of the lin bus and when v dd reaches 3.0v. see figure 33 . the delay depends of the load and capacitor on v dd . 121. in stop mode, the delay is measur ed between the bus wake-up threshold (v buswu ) and the falling edge of the irq pin. see figure 34 . 122. this parameter is guaranteed by pr ocess monitoring but not production tested. table 36. dynamic electrical characteristics (continued) characteristics noted under conditions 5.5 v d v sup d 18 v, -40c d t a d 125c for the 33911 and -40c d t a d 85c for the 34911, otherwise noted. typical values noted reflect the approximate parameter mean at t a = 25c under nominal conditions, unless otherwise noted. characteristic symbol min typ max unit
analog integrated circuit device data 63 freescale semiconductor 33911 electrical characteristics timing diagrams mc33911bac / mc34911bac timing diagrams figure 27. test circuit for transient test pulses (lin) figure 28. test circuit for transient test pulses (lx) figure 29. test circuit for lin timing measurements note waveform per iso 7637-2. test pulses 1, 2, 3a, 3b. lin transient pulse pgnd generator 1.0nf ( note ) gnd 33911 lgnd agnd l1, l2 transient pulse pgnd generator 1.0nf (note) 10k : note: waveform per iso 7637-2. test pulses 1, 2, 3a, 3b. gnd 33911 lgnd agnd r0 and c0 combinations: ? 1.0 k : and 1.0 nf ? 660 : and 6.8 nf ? 500 : and 10 nf v sup txd rxd lin r0 c0 c0
analog integrated circuit device data freescale semiconductor 64 33911 electrical characteristics timing diagrams mc33911bac / mc34911bac figure 30. lin timing measu rements for normal slew rate figure 31. lin timing measurements for slow slew rate txd lin rxd t bit t bit t bus_dom (max) t bus_rec (min) t rec - max t dom - min t dom - min t rrec t rdom 28.4% v sup 58.1% v sup 40.0% v sup 60.0% v sup 74.4% v sup 42.2% v sup 40.0% v sup 58.1% v sup 28.4% v sup t bus_dom (min) t bus_rec (max) t dom - max t rec - min v lin_rec txd lin rxd t bit t bit t bus_dom (max) t bus_rec (min) t rec - max t dom - min t dom - min t rrec t rdom 25.1% v sup 61.6% v sup 40.0% v sup 60.0% v sup 77.8% v sup 38.9% v sup 40.0% v sup 61.6% v sup 25.1% v sup t bus_dom (min) t bus_rec (max) t dom - max t rec - min v lin_rec
analog integrated circuit device data 65 freescale semiconductor 33911 electrical characteristics timing diagrams mc33911bac / mc34911bac figure 32. lin receiver timing figure 33. lin wake-up sleep mode timing figure 34. lin wake-up stop mode timing v busrec v busdom v sup lin bus signal t rx_pdr t rx_pdf rxd v lin_rec dominant level 0.4 v sup v lin_rec lin vdd t prop wl t wake irq lin vrec tpropwl twake dominant level 0.4vsup dominant level 0.4 v sup t propwl t wake v lin_rec
analog integrated circuit device data freescale semiconductor 66 33911 electrical characteristics timing diagrams mc33911bac / mc34911bac figure 35. power on reset and normal request timeout timing figure 36. spi timing characteristics v sup v dd rst t rst t nrtout d0 d0 undefined don?t care d7 don?t care t lead t sih t sisu t lag t psclk t wsclkh t wsclkl t valid don?t care d7 t sodis cs sclk mosi miso t soen
analog integrated circuit device data 67 freescale semiconductor 33911 functional description introduction mc33911bac / mc34911bac functional description introduction the 33911 was designed and developed as a highly integrated and cost-effective solution for automotive and industrial applications. for automotive body electronics, the 33911 is well suited to perform relay control in applications like window lift, sunroof, etc. via a lin bus. power switches are provided on the device configured as high side and low side outputs. other ports are also provided, which include a voltage sense port and two wake-up capable pins. an internal voltage regulator provides power to a mcu device. also included in this device is a lin physical layer, which communicates using a single wire. this enables this device to be compatible with 3-wire bus systems, where one wire is used for communication, one for battery, and one for ground. functional pin description see figure 1, 33911 simplified application diagram , for a graphic representation of the various pins referred to in the following paragraphs. also, see the 33911 pin connections diagram for a description of the pin locations in the package. receiver output (rxd) the rxd pin is a digital output. it is the receiver output of the lin interface and reports the state of the bus voltage: rxd low when lin bus is dominant, rxd high when lin bus is recessive. transmitter input (txd) the txd pin is a digital input. it is the transmitter input of the lin interface and controls the state of the bus output (dominant when txd is low, recessive when txd is high). this pin has an internal pull-up to force recessive state in case the input is left floating. lin bus (lin) the lin pin represents the single-wire bus transmitter and receiver. it is suited for automotive bus systems and is compliant to the lin bus specification 2.0. the lin interface is only active during normal and normal request modes. serial data clock (sclk) the sclk pin is the spi clock input pin. miso data changes on the negative transi tion of the sclk. mosi is sampled on the positive edge of the sclk. master out slave in (mosi) the mosi digital pin receives spi data from the mcu. this data input is sampled on the positive edge of sclk. master in slave out (miso) the miso pin sends data to a spi-enabled mcu. it is a digital tri-state output used to shift serial data to the microcontroller. data on this output pin changes on the negative edge of the sclk. when cs is high, this pin will remain in high-impedance state. chip select (cs ) cs is an active low digital input. it must remain low during a valid spi communication and allow for several devices to be connected in the same spi bus without contention. a rising edge on cs signals the end of the transmission and the moment the data shifted in is latched. a valid transmission must consist of 8 bits only. while in stop mode a low-to-high level transition on this pin will generate a wake-up condition. analog multiplexer (adout0) the adout0 pin can be configured via the spi to allow the mcu a/d converter to re ad the several inputs of the analog multiplexer, includ ing the vsense, l1, l2 input voltages and the internal junction temperature. pwm input control (pwmin) this digital input can control the high side and low side drivers in normal request and normal mode. to enable pwm control, th e mcu must perform a write operation to the high side control register (hscr), or the low side control register (lscr). this pin has an internal 20 p a current pull-up. reset (rst ) this bidirectional pin is used to reset the mcu in case the 33911 detects a reset condition, or to inform the 33911 that the mcu was just reset. after release of the rst pin normal request mode is entered. the rst pin is an active low filtered input and output formed by a weak pull-up and a switchable pull-down structure, which allows this pin to be shorted either to v dd or to gnd during software development without the risk of destroying the driver. interrupt (irq ) the irq pin is a digital output used to signal events or faults to the mcu while in normal and normal request mode or to signal a wake-up from stop mode. this active low output
analog integrated circuit device data freescale semiconductor 68 33911 functional description functional pin description mc33911bac / mc34911bac will transition high only after the interrupt is acknowledged by a spi read of the respective status bits. watchdog configuration (wdconf) the wdconf pin is the configuration pin for the internal watchdog. a resistor can be connected to this pin to configure the window watchdog period. when connected directly to ground, the watchdog will be disabled. when this pin is left open, the watchdog period is fi xed to its lower precision internal default value (150 ms, typical). ground connections (agnd, pgnd, lgnd) the agnd, pgnd and lgnd pins are the analog and power ground pins. the agnd pin is the ground reference of the voltage regulator. the pgnd and lgnd pins are used for high-current load return as in the relay-drivers and lin interface pin. note: pgnd, agnd and lgnd pins must be connected together. low sides (ls1 and ls2) ls1 and ls2 are the low side driver outputs. those outputs are short-circuit protec ted and include active clamp circuitry to drive inductive loads. due to the energy clamp voltage on this pin, it can raise above the battery level when switched off. the switches are controlled through the spi and can be configured to respond to a signal applied to the pwmin input pin. both low side switches are pr otected against overheating. digital/analogs (l1 and l2) the lx pins are multi purpose inputs. they can be used as digital inputs, which can be sampled by reading the spi and used for wake-up when 33911 is in low-power mode or used as analog inputs for the analog multiplexer. when used to sense voltage outside the modu le, a 33kohm series resistor must be used on each input. when used as wake-up inputs l1 and l2 can be configured to operate in cyclic sense mode. in this mode, the high side switch is configured to be periodically turned on and sample the wake-up inputs. if a state change is detected between two cycles, a wake-up is initiated. the 33911 can also wake-up from stop or sleep by a simple state change on l1 and l2. when used as an analog input, the voltage present on the lx pins are scaled down by a selectable internal voltage divider and can be routed to the adout0 output through the analog multiplexer. note: if an lx input is selected in the analog multiplexer, it will be disabled as a digital input and remains disabled in low- power mode. no wake-up feat ure is available in that condition. when an lx input is not selected in the analog multiplexer, the voltage divider is disconnected from that input. high side output (hs1) this high side switch is able to drive loads such as relays or lamps. its structure is co nnected to the vs2 supply pin. the pin is short-circuit protec ted and also protected against overheating. hs1 is controlled by spi and can respond to a signal applied to the pwmin input pin. the hs1 output can also be used during low-power mode for the cyclic-sense of the wake inputs. power supplies (vs1 and vs2) these are the battery level voltage supply pins. in application, vs1 and vs2 pins must be protected against a reverse battery connection and negative transient voltages with external components. th ese pins sustain standard automotive voltage conditions such as a load dump at 40v. the high side switch (hs1) is supplied by the vs2 pin, all other internal blocks are supplied by the vs1 pin. voltage sense (vsense) this input can be connected dire ctly to the battery line. it is protected against a battery reverse connection. the voltage present on this input is scaled down by an internal voltage divider, and can be routed to the adout0 output pin and used by the mcu to read the battery voltage. the esd structure on this pin allows for excursion up to +40 v and down to -27 v, allowing this pin to be connected directly to the battery line. it is strongly recommended to connect a 10kohm resistor in series with this pin for protection purposes. +5.0 v main regulator output (vdd) an external capacitor must be placed on the vdd pin to stabilize the regulated output voltage. the vdd pin is intended to supply a microcontro ller. the pin is current limited against shorts to gnd and over-temperature protected. during stop mode, the voltage regulator does not operate with its full drive capabilities and the output current is limited. during sleep mode the regulator output is completely shut down.
analog integrated circuit device data 69 freescale semiconductor 33911 functional description functional internal block description mc33911bac / mc34911bac functional internal block description mc33911 - functional block diagram window watchdog ls/hs - pmw control spi interface voltage & temperature sense low side driver ls1 - ls2 reset & irq logic voltage regulator vdd analog circutry mcu interface and output control drivers lin interface / control wakeup digital / analog input high side drivers hs1 analog output 0 lin physical layer interface lin figure 37. functional internal block diagram analog circuitry the 33911 is designed to operate under automotive operating conditions. a fully configurable window watchdog circuit will reset the connected mcu in case of an overflow. two low-power modes are available with several different wake-up sources to reactivate the device. two analog / digital inputs can be sensed or used as the wake-up source. the device is capable of sensing the supply voltage (vsense), the internal chip te mperature (ctemp) as well as the motor current using an external sense resistor.) high side driver one current and temperature protected high side driver with pwm capability is provided to drive small loads such as status led?s or small lamps. the driver can be configured for periodic sense during low- power modes. low side drivers two current and temperature protected low side drivers with pwm capability are provid ed to drive h-bridge type relays for power motor applications. mcu interface the 33911 is providing its co ntrol and status information through a standard 8-bit spi inte rface. critical system events such as low or high-voltage/temperature conditions as well as over-current conditions in any of the driver stages can be reported to the connected mcu via irq or rst. both low side and both high side driver outputs can be controlled via the spi register as well as pwmin input. the integrated lin physica l layer interface can be configured via the spi regist er and its communication is driven through the rxd and txd device pin. all internal analog sources are multiplexed to the anout0 pin. voltage regulator outputs one voltage regulators is im plemented on the 33911. the vdd main regulator output is designed to supply an mcu with a precise 5.0 v. lin physical layer interface the 33911 provides a lin 2.0 compatible lin physical layer interface with select able slew rate and various diagnostic features.
analog integrated circuit device data freescale semiconductor 70 33911 functional device operations operational modes mc33911bac / mc34911bac functional device operations operational modes introduction the 33911 offers three main operating modes: normal (run), stop, and sleep (low-power). in normal mode, the device is active and operating under normal application conditions. the stop and sleep modes are low-power modes with wake-up capabilities. in stop mode, the voltage regulator still supplies the mcu with v dd (limited current capability), and in sleep mode the voltage regulator is turned off (v dd = 0 v). wake-up from stop mode is initiated by a wake-up interrupt. wake-up from sleep mode is done by a reset and the voltage regulator is turned back on. the selection of the different modes is controlled by the mod1:2 bits in the mode control register (mcr). figure 38 describes how transitions are done between the different operating modes, and table 37 , gives an overview of the operating modes. reset mode the 33911 enters the reset mode after a power up. in this mode, the rst pin is low for 1.0 ms (typical value). after this delay, the 33911 enters the normal request mode and the rst pin is driven high. the reset mode is entered if a reset condition occurs (v dd low, watchdog trigger fail, afte r a wake-up from sleep mode, or a normal request mode timeout). normal request mode this is a temporary mode automatically accessed by the device after the reset mode, or after a wake-up from stop mode. in normal request mode, the vdd regulator is on, the reset pin is high and the lin is operating in rx only mode. as soon as the device enters the normal request mode, an internal timer is started for 150 ms (typical value). during these 150 ms, the mcu must configure the timing control register (timcr) and the mcr with mod2 and mod1 bits set = 0, to enter in normal mode. if within the 150 ms timeout the mcu does not command the 33911 to normal mode, it will enter in reset mode. if the wdconf pin is grounded in order to disable the watchdog function, the 33911 goes directly in normal mode after the reset mode. if the wdconf pin is open, the 33911 stays typically for 150 ms in normal request before entering in normal mode. normal mode in normal mode, all 33911 functions are active and can be controlled by the spi inte rface and the pwmin pin. the vdd regulator is on and delivers its full current capability. if an external resistor is connected between the wdconf pin and the ground, the window watchdog function will be enabled. the wake-up inputs (l1 and l2) can be read as digital inputs or have its voltage routed through the analog multiplexer. the lin interface has slew rate and timing compatible with the lin protocol specification 2.0. the lin bus can transmit and receive information. the high side and the low side switches are active and have pwm capability according to the spi configuration. the interrupts are generated to report failures for v sup over/under-voltage, thermal shutdown or thermal shutdown prewarning on the main regulator. sleep mode the sleep mode is a low-power mode. from normal mode, the device enters the sl eep mode by sending one spi command through the mcr. all blocks are in their lowest power consumption condition. only some wake-up sources (wake-up inputs with or without cyclic sense, forced wake-up, and lin receiver) are active. the 5.0 v regulator is off. the internal low-power oscillator may be active if the ic is configured for cyclic sense. in this condition, the high side switches are turned on periodically and the wake-up inputs are sampled. wake-up from sleep mode is similar to a power-up. the device goes into reset mode except that the spi will report the wake-up source, and the batfail flag is not set. stop mode the stop mode is the second low-power mode, but in this case the 5.0 v regulator is on with limited current drive capability. the application mcu is always supplied while the 33911 is operating in stop mode. the device can enter the stop mode only by sending a spi command. when the application is in this mode, it can wake- up from the 33911 side (for example: cyclic sense, force wake-up, lin bus, wake inputs) or the mcu side (cs , rst pins). wake-up from stop mode will transition the 33911 to normal request mode and generate an interrupt, except if the wake-up event is a low to high transition on the cs pin or comes from the rst pin.
analog integrated circuit device data 71 freescale semiconductor 33911 functional device operations operational modes mc33911bac / mc34911bac figure 38. operating modes and transitions normal request timeout expired (t nrtout ) v dd high and reset delay (t rst ) expired v dd low v dd low wd failed v dd low (>t nrtout ) expired and vsuv = 0 sleep command stop command wake-up (reset) wd trigger wd disabled power up wake-up (interrupt) legend wd: watchdog wd disabled: watchdog disabled (w dconf pin connected to gnd) wd trigger: watchdog is triggered by spi command wd failed: no watchdog trigger or trigger occurs in closed window stop command: stop command sent via spi sleep command: sleep command sent via spi wake-up from stop mode: lx state change, lin bus wake-up, periodic wake-up, cs rising edge wake-up or rst wake-up. v dd low wake-up from sleep mode: lx state change, lin bus wake-up, periodic wake-up. power down normal request reset normal sleep stop
analog integrated circuit device data freescale semiconductor 72 33911 functional device operations operational modes mc33911bac / mc34911bac interrupts interrupts are used to signal a microcontroller that a peripheral needs to be serviced. the interrupts which can be generated change according to the operating mode. while in normal and normal request modes, the 33911 signals through interrupts special conditions which may require a mcu software action. interr upts are not generated until all pending wake-up sources are read in the interrupt source register (isr). while in stop mode, interrupts are used to signal wake-up events. sleep mode does not use interrupts, wake-up is performed by powering-up the mcu. in normal and normal request mode the wake-up source can be read by the spi. the interrupts are signaled to the mcu by a low logic level of the irq pin, which will remain low until the interrupt is acknowledged by a spi read. the irq pin will then be driven high. interrupts are only asserted while in normal, normal request and stop mode. interrupts are not generated while the rst pin is low. following is a list of the interrupt sources in normal and normal request modes, some of those can be masked by writing to the spi-interr upt mask register (imr). low-voltage interrupt the low-voltage interrupt signals when the supply line (vs1) voltage drops below the vsuv threshold ( v suv ). high-voltage interrupt the high-voltage interrupt signals when the supply line (vs1) voltage increases above the vsov threshold ( v sov ). over-temperature prewarning over-temperature prewarning signals when the 33911 temperature has reached the pre-shutdown warning threshold. it is used to wa rn the mcu that an over- temperature shutdown in the main 5.0 v regulator is imminent. lin over-current shutdown / over-temperature shutdown / txd stuck at dominant / rxd short-circuit these signal fault conditions within the lin interface will cause the lin driver to be disa bled, except for the lin over- current. in order to restart an operation, the fault must be removed and must be acknowledged by reading the spi. the linoc bit functionality in the lin status register (linsr) is to indicate that an lin over-current occurred and the driver stays enabled. high side over-temperature shutdown the high side over-temperature shutdown signals a shutdown in the high side output. low side over-temperature shutdown the low side over-temperature shutdown signals a shutdown in the low side outputs. table 37. operating modes overview function reset mode normal request mode normal mode stop mode sleep mode vdd full full full stop - lsx - spi/pwm (123) spi/pwm - - hs1 - spi/pwm (123) spi/pwm note (124) note (125) analog mux - spi spi - - lx - inputs inputs wake-up wake-up lin - rx-only full/rx-only rx-only/wake-up wake-up watchdog - 150 ms (typ.) timeout on (126) /off - - vsense on on on vdd - notes 123. operation can be contro lled by the pwmin input. 124. hs switch can be configured for cyclic sense operation in stop mode. 125. hs switch can be configured for cyclic sense operation in sleep mode. 126. windowing operation when enabled by an external resistor.
analog integrated circuit device data 73 freescale semiconductor 33911 functional device operations operational modes mc33911bac / mc34911bac reset to reset an mcu, the 33911 drives the rst pin low for the time the reset condition lasts. after the reset source has been removed, the state machine will drive the rst output low for at least 1ms (typical value) before driving it high. in the 33911 four main reset sources exist: 5.0 v regulator low-voltage-reset (v rst th ) the 5.0 v regulator output v dd is continuously monitored against brown outs. if the supp ly monitor detects that the voltage at the vdd pin has dropped below the reset threshold v rst th the 33911 will issue a reset. in case of an over- temperature, the voltage regulator will be disabled and the voltage monitoring will issue a vddot flag independently of the v dd voltage. window watchdog overflow if the watchdog counter is not properly serviced while its window is open, the 33911 will detect an mcu software run- away and will reset the microcontroller. wake-up from sleep mode during sleep mode, the 5.0 v regulator is not active. hence, all wake-up requests from sleep mode require a power-up/reset sequence. external reset the 33911 has a bidirectional reset pin which drives the device to a safe state (same as reset mode) for as long as this pin is held low. the r st pin must be held low long enough to pass the internal glitch filter and get recognized by the internal reset circuit. this functionality is also active in stop mode. after the rst pin is released, there is no extra t rst to be considered. wake-up capabilities once entered into one of the low-power modes (sleep or stop) only wake-up sources can bring the device into normal mode operation. in stop mode, a wake-up is signaled to the mcu as an interrupt, while in sleep mode, the wake-up is performed by activating the 5.0 v regulator and resetting the mcu. in both cases, the mcu can detect the wake-up source by accessing the spi registers. there is no spec ific spi register bit to signal a cs wake-up or external reset. if necessary, this condition is detected by excluding all other possible wake-up sources. wake-up from wake-up inputs (l1-l2) with cyclic sense disabled the wake-up lines are dedicated to sense state changes of external switches, and wake -up the mcu (in sleep or stop mode). in order to select and activate direct wake-up from lx inputs, the wake-up control register (wucr) must be configured with appropriate lxwe inputs enabled or disabled. the wake-up inputs state are read through the wake-up status register (wusr). lx inputs are also used to perform cyclic sense wake-up. note: selecting an lx input in the analog multiplexer before entering low-power mode will disable the wake-up capability of the lx input. wake-up from wake-up inputs (l1-l2) with cyclic sense timer enabled the sbclin can wake-up at the end of a cyclic sense period if on one of the two wake -up input lines (l1-l2), a state change occurs. the hs1 switch is activated in sleep or stop modes from an internal timer. cyclic sense and force wake- up are exclusive. if cyclic se nse is enabled, the force wake- up can not be enabled. in order to select and activate the cyclic sense wake-up from lx inputs, before entering in low-power modes (stop or sleep modes), the following spi set-up has to be performed: ? in wucr: select the lx input to wu-enable. ? in hscr: enable hs1. ? in timcr: select the cs/ wd bit and determine the cyclic sense period with cystx bits. ? perform go to sleep/stop command. forced wake-up the 33911 can wake-up automatically after a predetermined time spent in sleep or stop mode. cyclic sense and forced wake-up are exclusive. if forced wake-up is enabled, the cyclic sense can not be enabled. to determine the wake-up peri od, the following spi set-up has to be sent before entering in low-power modes: ? in timcr: select the cs/ wd bit and determine the low- power mode period with cystx bits. ? in hscr: the hs1 bit must be disabled. c s wake-up while in stop mode, a rising edge on the cs will cause a wake-up. the c s wake-up does not generate an interrupt and is not reported on the spi. lin wake-up while in the low-power mode the 33911 monitors the activity on the lin bus. a dominant pulse larger than t propwl followed by a dominant to recessive transition will cause a lin wake-up. this behavior prot ects the system from a short- to ground bus condition.
analog integrated circuit device data freescale semiconductor 74 33911 functional device operations operational modes mc33911bac / mc34911bac r st wake-up while in stop mode, the 33911 can wake-up when the rst pin is held low long enough to pass the internal glitch filter. then, it will change to normal request or normal modes depending on the wdconf pin configuration. the rst wake-up does not generate an interrupt and is not reported via the spi. from stop mode, the following wake-up events can be configured: ? wake-up from lx inputs without cyclic sense ? cyclic sense wake-up inputs ? force wake-up ? cs wake-up ? lin wake-up ? rst wake-up from sleep mode, the following wake-up events can be configu red: ? wake-up from lx inputs without cyclic sense ? cyclic sense wake-up inputs ? force wake-up ? lin wake-up wd period (t pwd ) window closed no watchdog clear allowed window open for watchdog clear wd timing x 50% wd timing x 50% wd timing selected by register on wdconf pin window watchdog the 33911 includes a configurable window watchdog which is active in normal mode. the watchdog can be configured by an external resistor connected to the wdconf pin. the resistor is used to achieve higher precision in the timebase used for the watchdog. spi clears are performed by writing through the spi in the mod bits of the mode control register (mcr). during the first half of the spi timeout, watchdog clears are not allowed, but after the first half of the spi timeout window, the clear operation opens. if a clear operation is performed outside the window, the 33911 will reset the mcu, in the same way as when the watchdog overflows. figure 39. window watchdog operation to disable the watchdog function in normal mode, the user must connect the wdconf pin to ground. this measure effectively disables normal request mode. the wdoff bit in the watchdog status register (wdsr) will be set. this condition is only detected during reset mode. if neither a resistor nor a co nnection to ground is detected, the watchdog falls back to the internal lower precision timebase of 150 ms (typ.) and signals the faulty condition through the wdsr. the watchdog timebase can be further divided by a prescaler which can be configured by the timing control register (timcr). during normal request mode, the window watchdog is not active but there is a 150 ms (typ.) timeout for leaving the normal request mode. in case of a timeout, the 33911 will enter into reset mode, resetting the microcontroller before entering again into normal request mode. high side output pin hs1 this output is one high side driver intended to drive small resistive loads or leds incor porating the following features: ? pwm capability (software maskable) ? open-load detection ? current limitation ? over-temperature shutdown (with maskable interrupt) ? high-voltage shutdown (software maskable) ? cyclic sense the high side switch is controlled by the hs1 bit in the high side control register (hscr). pwm capability (direct access) the high side driver offers additional (to the spi control) direct control via the pwmin pin. if the hs1 bit and pwmhs1 is set in the hscr, then the hs1 driver is turned on if t he pwmin pin is high, and turned off if the pwmin pin is low.
analog integrated circuit device data 75 freescale semiconductor 33911 functional device operations operational modes mc33911bac / mc34911bac figure 40. high side driver hs1 open load detection the high side driver signals an open-load condition if the current through the high side is below the open-load current threshold. the open-load condition is indi cated with the hs1op bits in the high side status register (hssr). current limitation the high side driver has an output current limitation. in combination with the over-tem perature shutdown, the high side driver is protected against over-current and short-circuit failures. when the driver operates in th e current limitation area, it is indicated with the bit hs1cl in the hssr. note: if the driver is operatin g in current limitation mode excessive power might be dissipated. over-temperature protection (hs interrupt) the high side driver is prot ected against over-temperature. in case of an over-temperature c ondition, the high side driver is shut down and the event is la tched in the interrupt control module. the shutdown is indicated as an hs interrupt in the interrupt source register (isr). a thermal shutdown of the high side driver is indicated by setting the hs1op and hs1cl bits simultaneously. if the bit hsm is set in the interrupt mask r egister (imr) than an interrupt (irq ) is generated. a write to the high side control register (hscr), when the over-temperature conditio n is gone, will re-enable the high side driver. high-voltage shutdown in case of a high-voltage condition, and if the high-voltage shutdown is enabled (bit hvse in the mode control register (mcr) is set), the high side driver is shut down. a write to the hscr, when the high-voltage condition is gone, will re-enable the high side driver. sleep and stop mode the high side driver can be enabled to operate in sleep and stop mode for cyclic sensing. also see table 37, operating modes overview . high side - driver charge pump open load detection current limitation overtemperture shutdown (interrupt maskable) high voltage shutdown (maskable) control on/off status pwmin v dd pwmhs1 hs1 hvse hs1op hs1cl mod1:2 interrupt control module hs1 vs2 high voltage shutdown high-side interrupt v dd wakeup module cyclic sense
analog integrated circuit device data freescale semiconductor 76 33911 functional device operations operational modes mc33911bac / mc34911bac low side output pins ls1 and ls2 these outputs are two low side drivers intended to drive relays incorporating the following features: ? pwm capability (software maskable) ? open load detection ? current limitation ? over-temperature shutdown (with maskable interrupt) ? active clamp (for driving relays) ? high-voltage shutdown (software maskable) the low side switches are contro lled by the bit ls1:2 in the low side control register (lscr). to protect the device agai nst over-voltage when an inductive load (relay) is turned off, an active clamp will re- enable the low side fet if the voltage on the ls1 or ls2 pin exceeds a certain level. pwm capability (direct access) each low side driver offers additional (to the spi control) direct control via the pwmin pin. if both the ls1 and pwmls1 bits are set in the lscr, then the ls1 driver is turned on if the pwmin pin is high, and turned off if the pwmin pin is low. the same applies to the ls2 and pwmls2 bits for the ls2 driver. figure 41. low side drivers ls1 and ls2 open load detection each low side driver signals an open-load condition if the current through the low side is below the open-load current threshold. the open-load condition is indicated with the bit ls1op and ls2op in the low side status register (lssr). current limitation each low side driver has a current limitation. in combination with the over-tem perature shutdown, the low side drivers are protected against over-current and short- circuit failures. when the drivers operate in current limitation, this is indicated with the ls1cl and ls2cl bits in the lssr. note: if the drivers are operat ing in current limitation mode excessive power might be dissipated. over-temperature protec tion (ls interrupt) both low side drivers are protected against over- temperature. in case of an ov er-temperature condition both low side drivers are shut down and the event is latched in the interrupt control module. the s hutdown is indicated as an ls interrupt in the interrupt source register (isr). if the bit lsm is set in the interrupt mask register (imr), then an interrupt (irq ) is generated. a write to the low side control register (lscr), when the over-temperature condition is gone, will re-enable the low side drivers. high-voltage shutdown in case of a high voltage condition, and if the high-voltage shutdown is enabed (bit hvse in the mode control register (mcr) is set), both low side drivers are shut down. a write to the lscr, when the high-voltage condition is gone, will re-enable the low side drivers. sleep and stop mode the low side drivers are disabled in sleep and stop mode. also see table 37, operating modes overview . lsx low side - driver (active clamp) open-load detection current limitation over-temperture shutdown (interrupt maskable) high-voltage shutdown (maskable) pgnd active clamp interrupt control module hvse control on/off status lsx lsxop lsxcl mod1:2 high-voltage shutdown low side interrupt pwmin v dd pwmlsx v dd
analog integrated circuit device data 77 freescale semiconductor 33911 functional device operations operational modes mc33911bac / mc34911bac lin physical layer the lin bus pin provides a physical layer for single-wire communication in automotive applications. the lin physical layer is designed to meet the lin physical layer specification and has the following features: ? lin physical la yer 2.0 compliant ? slew rate selection ? over-current shutdown ? over-temperature shutdown ? lin pull-up disable in stop and sleep modes ? advanced diagnostics ? lin dominant voltage level selection the lin driver is a low side mosfet with over-current and thermal shutdown. an internal pull-up resistor with a serial diode structure is integrated, so no external pull-up components are required for the application in a slave node. the fall time from dominant to recessive and the rise time from recessive to dominant is controlled. the symmetry between both slopes is guaranteed. lin pin the lin pin offers a high susceptibility immunity level from external disturbance, gu aranteeing communication. figure 42. lin interface slew rate selection the slew rate can be selected for optimized operation at 10.4 and 20 kbit/s as well as a fast baud rate for test and programming. the slew rate c an be adapted with the lsr1:0 bits in the lin control register (lincr). the initial slew rate is optimized for 20 kbit/s. lin pull-up disable in stop and sleep modes in case of a lin bus short to gnd or lin bus leakage during low-power mode, the internal pull-up resistor on the lin pin can be disconnected by clearing the linpe bit in the mode control register (mcr). the bit linpe also changes the bus wake-up threshold ( v buswu ). this feature will r educe the current consumption in stop and sleep modes. it also improves performance and safe operation. current limit (lin interrupt) the output low side fet is protected against over-current conditions. if an over-current condition occurs (e.g. lin bus high-voltage high side rxonly mod1:2 lsr0:1 linpe ldvs interrupt control module lin ? driver slope and slew rate control over-current shutdown (interrupt maskable) over-temperature shutdown (interrupt maskable) vs1 wake-up rxshort linoc txdom linot lin filter slope control 30k lgnd lin receiver txd rxd interrupt shutdown wake-up wake-up module
analog integrated circuit device data freescale semiconductor 78 33911 functional device operations operational modes mc33911bac / mc34911bac short to v bat ), the transmitter will not be shut down. the bit linoc in the lin status register (linsr) is set. if the linm bit is set in th e interrupt mask register (imr) an interrupt irq will be generated. over-temperature shutdo wn (lin interrupt) the output low side fet is protected against over- temperature conditions. if an over-temperature condition occurs, the transmitter will be s hut down and the linot bit in the linsr is set. if the linm bit is set in the imr an interrupt irq will be generated. the transmitter is automatically re-enabled once the condition is gone and txd is high. a read of the linsr with the txd pin high will re-enable the transmitter. rxd short-circuit dete ction (lin interrupt) the lin transceiver has a short-circuit detection for the rxd output pin. in case of a short-circuit condition, either 5.0 v or ground, the rxshort bit in the linsr is set and the transmitter is shutdown. if the linm bit is set in the imr an interrupt irq will be generated. the transmitter is automatically re-enabled once the condition is gone (transition on rxd) and txd is high. a read of the linsr without the rxd pin short-circuit condition will clear the rxshort bit. txd dominant detection (lin interrupt) the lin transceiver monitors the txd input pin to detect stuck-in-dominant (0 v) condition. if a stuck condition occurs (txd pin 0v for more than 1 seco nd (typ.), the transmitter is shut down and the txdom bi t in the linsr is set. if the bit linm is set in the imr an interrupt irq will be generated. the transmitter is automatical ly re-enabled once txd is high. a read of the linsr with the txd pin is high will clear the bit txdom. lin dominant voltage level selection the lin dominant voltage level can be selected by the ldvs bit in the lin control register (lincr). lin receiver operation only while in normal mode, the activation of the rxonly bit disables the lin txd driver. if a lin error condition occurs, this bit is automatica lly set. if a low-power mode is selected with this bit set, the lin wake -up functionality is disabled. then in stop mode, the rxd pin will reflect the state of the lin bus. stop mode and wake-up feature during stop mode operation, the transmitter of the physical layer is disabled. if t he lin-pu bit was set in the stop mode sequence, the internal pull-up resistor is disconnected from vsup and a small current source keeps the lin pin in the recessive state. the receiver is still active and able to detect wake-up events on the lin bus line. a dominant level longer than t propwl followed by a rising edge will generate a wake-up interrupt and will be reported in the interrupt source register (isr). also see figure 34 . sleep mode and wake-up feature during sleep mode operation, the transmitter of the physical layer is disabled. if the lin-pu bit was set in the sleep mode sequence, the internal pull-up resistor is disconnected from v sup and a small current source keeps the lin pin in recessive state. th e receiver must still active to detect wake-up events on the lin bus line. a dominant level longer than t propwl followed by a rising edge will generate a system wake-up (reset), and will be reported in the isr. also see figure 33 .
analog integrated circuit device data 79 freescale semiconductor 33911 functional device operations logic commands and registers mc33911bac / mc34911bac logic commands and registers 33911 spi interface and configuration the serial periphera l interface creates the communication link between a microcontroller (master) and the 33911. the interface consists of four pins (see figure 43 ): ? cs ? chip select ?mosi ? master-out slave-in ?miso ? master-in slave-out ?sclk? serial clock a complete data transfer via the spi consists of 1 byte. the master sends 4 bits of addre ss (a3:a0) + 4 bits of control information (c3:c0) and the slave replies with 4 system status bits (vms,lins,hss, lss) + 4 bits of status information (s3:s0). figure 43. spi protocol during the inactive phase of the cs (high), the new data transfer is prepared. the falling edge of the cs indicates the start of a new data transfer and puts the miso in the low-impedance state and latches the analog status da ta (register read data). with the rising edge of the spi clock (sclk), the data is moved to miso/mosi pins. with the falling edge of the spi clock (sclk), the data is sampled by the receiver. the data transfer is only valid if exactly 8 sample clock edges are present during the active (low) phase of cs . the rising edge of the chip select ( cs ) indicates the end of the transfer and latches the write data (mosi) into the register. the cs high forces miso to the high-impedance state. register reset values are described along with the reset condition. reset condition is the condition causing the bit to be set to its reset value. th e main reset conditions are: - power-on reset (por): level at which the logic is reset and batfail flag sets. - reset mode - reset done by the rst pin (ext_reset) cs mosi miso sclk a2 a1 a0 c3 c2 c1 c0 a3 vms lins hss lss s3 s2 s1 s0 read data latch rising edge of sclk change miso/miso output falling edge of sclk sample miso/miso input write data latch register write data register read data
table 38. system status register adress(a3:a0) register name / read / write information bit 7 6 5 4 table 39. spi regi ster overview adress(a3:a0) register name / read / write information bit 3 2 1 0 analog integrated circuit device data freescale semiconductor 80 33911 functional device operations logic commands and registers mc33911bac / mc34911bac spi register overview table 39 summarizes the spi register content for control info rmation (c3:c0)=w and status information (s3:s0) = r. $0 - $f syssr - system status register r vms lins hss lss $0 mcr - mode control register w hvse linpe mod2 mod1 vsr - voltage status register r vsov vsuv vddot batfail $1 vsr - voltage status register r vsov vsuv vddot batfail $2 wucr - wake-up control register w - - l2we l1we wusr - wake-up status register r - - l2 l1 $3 wusr - wake-up status register r - - l2 l1 $4 lincr - lin control register w ldvs rxonly lsr1 lsr0 linsr - lin status register r rxshort txdom linot linoc $5 linsr - lin status register r rxshort txdom linot linoc $6 hscr - high side control register w - pwmhs1 - hs1 hssr - high side status register r - - hs1op hs1cl $7 hssr - high side status register r - - hs1op hs1cl $8 lscr - low side control register w pwmls2 pwmls1 ls2 ls1 lssr - low side status register r ls2op ls2cl ls1op ls1cl $9 lssr - low side status register r ls2op ls2cl ls1op ls1cl $a timcr - timing control register w cs/wd wd2 wd1 wd0 cyst2 cyst1 cyst0 wdsr - watchdog status register r wdto wderr wdoff wdwo $b wdsr - watchdog status register r wdto wderr wdoff wdwo $c amuxcr - analog multiplexer control register w lxds mx2 mx1 mx0 $d cfr - configuration register w - cysx8 - - $e imr - interrupt mask register w hsm lsm linm vmm isr - interrupt source register r isr3 isr2 isr1 isr0 $f isr - interrupt source register r isr3 isr2 isr1 isr0
vms batfail vddot vsuv vsov lins linoc linot txdom rxshort hss hs1cl hs1op ls2op ls2cl ls1op ls1cl lss analog integrated circuit device data 81 freescale semiconductor 33911 functional device operations logic commands and registers mc33911bac / mc34911bac register definitions system status register - syssr the system status register (syssr) is always transferred with every spi transmission and gives a quick system status overview. it su mmarizes the status of the voltage status register (vsr), lin status register (linsr), high side status register (hssr ), and the low side status register (lssr). vms - voltage monitor status this read-only bit indicates that one or more bits in the vsr are set. 1 = voltage monitor bit set 0 = none figure 44. voltage monitor status lins - lin status this read-only bit indicates that one or more bits in the linsr are set. 1 = lin status bit set 0 = none figure 45. lin status hss - high side switch status this read-only bit indicates that one or more bits in the hssr are set. 1 = high side status bit set 0 = none figure 46. high side status lss - low side switch status this read-only bit indicates that one or more bits in the lssr are set. 1 = low side status bit set 0 = none figure 47. low side status mo de control register - mcr the mode control register (mcr) allows to switch between the operation modes and to configure the 33911. writing the mcr will return the vsr. hvse - high-voltage shutdown enable this write-only bit enables/dis ables automatic shutdown of the high side and the low side drivers during a high-voltage vsov condition. 1 = automatic shutdown enabled 0 = automatic shutdown disabled linpe - lin pull-up enable. this write-only bit enables/disables the 30 k lin pull-up resistor in stop and sleep mo des. this bit also controls the lin bus wake-up threshold. 1 = lin pull-up resistor enabled 0 = lin pull-up resistor disabled table 40. system status register s7 s6 s5 s4 read vms lins hss lss table 41. mode control register - $0 c3 c2 c1 c0 write hvse linpe mod2 mod1 reset value 1 1 - - reset condition por por - -
analog integrated circuit device data freescale semiconductor 82 33911 functional device operations logic commands and registers mc33911bac / mc34911bac mod2, mod1 - mo de control bits these write-only bits select the operating mode and allow to clear the watchdog in accordance with table 42 , mode control bits. table 42. mod2 mod1 description mode control bits voltage status register - vsr returns the sta tus of the several voltage monitors. this register is also returned when writing to the mode control register (mcr). vsov - v sup over-voltage this read-only bit indicates an over-voltage condition on the vs1 pin. 1 = over-voltage condition. 0 = normal condition. vsuv - v sup under-voltage this read-only bit indicates an under-voltage condition on the vs1 pin. 1 = under-voltage condition. 0 = normal condition. vddot - main voltage re gulator over-temperature warning this read-only bit indicates that the main voltage regulator temperature reached the ov er-temperature prewarning threshold. 1 = over-temperature prewarning 0 = normal batfail - battery fail flag. this read-only bit is set during power-up and indicates that the 33911 had a power on reset (por). any access to the mcr or vo ltage status r egister (vsr) will clear the batfail flag. 1 = por reset has occurred 0 = por reset has not occurred wake-up control register - wucr this register is used to cont rol the digital wake-up inputs. writing the wake-up control register (wucr) will return the wake-up status register (wusr). table 44. c3 c2 c1 c0 write 0 0 l2we l1we reset value 1 1 1 1 reset condition por, reset mode or ext_reset wake-up control register - $2 lxwe - wake-up input x enable th is write-only bit enables/disables which lx inputs are enabled. in stop and sleep mode the lxwe bit determines which wake inputs are active fo r wake-up. if one of the lx inputs is selected on the analog multiplexer, the corresponding lxwe is masked to 0. 1 = wake-up input x enabled. 0 = wake-up input x disabled. wake-up status register - wusr this register is used to monitor the digital wake-up inputs and is also returned when writing to the wucr. lx - wake-up input x this read-only bit indicates the status of the corresponding lx input. if the lx input is not enabled then the according wake-up status will return 0. after a wake-up form stop or sleep mode these bits also allow to determine which input has caused the wake-up, by first reading the interrupt st atus register (isr) and then reading the wusr. 1 = lx wake-up. 0 = lx wake-up disabled or selected as analog input. 0 0 normal mode 0 1 stop mode 1 0 sleep mode 1 1 normal mode + watchdog clear table 43. voltage st atus register - $0/$1 s3 s2 s1 s0 read vsov vsuv vddot batfail table 45. wake-up st atus register - $2/$3 s3 s2 s1 s0 read - - l2 l1
analog integrated circuit device data 83 freescale semiconductor 33911 functional device operations logic commands and registers mc33911bac / mc34911bac lin control register - lincr this register controls the lin physical interface block. writing the lin control register (lincr) returns the lin status register (linsr). * lin failure gone: if lin failure (overtemp, txd/rxd short) was set, the flag resets automatically when the failure is gone. ldvs - lin dominant voltage select this write-only bit controls the lin dominant voltage: 1 = lin dominant voltage = v lin_dom_1 (1.7 v typ) 0 = lin dominant voltage = v lin_dom_0 (1.1 v typ) rxonly - lin receiver operation only. this write-only bit controls the behavior of the lin transmitter. in normal mode the activation of the rxonly bit disables the lin transmitter. in case of a lin error condition this bit is automatically set. in stop mode this bit disables the lin wake-up functionality and the rxd pin will reflect the state of the lin bus. 1 = only lin receiver active (normal mode) or lin wake- up disabled (stop mode). 0 = lin fully enabled. lsrx - lin slew-rate this write-only bit controls the lin driver slew-rate in accordance with table 47 . table 47. lsr1 lsr0 description lin slew-rate control lin status register - linsr this register returns the status of the lin physical interface block and is also returned when writing to the lin control register (lincr). rxshort - rxd short-circuit this read-only bit indicates a short-circuit condition on rxd (shorted either to 5.0v or to ground). the short-circuit delay must be 8s worst case to be detected and to shutdown the driver. to clear this bit, it must be read after the condition is gone (transition detected on rxd). the lin driver is automatically re-enabled once the condition is gone. 1 = rxd short-circuit condition. 0 = none. txdom - txd permanent dominant this read-only bit signals the detection of a txd pin stuck at dominant (ground) condition and the resultant shutdown in the lin transmitter. this cond ition is detected after the txd pin remains in dominant state for more than 1 second typical value. to clear this bit, it must be read after txd has gone high. the lin driver is automatically re-enabled once txd goes high. 1 = txd stuck at dominant fault detected. 0 = none. linot - lin driver o ver-temperature shutdown this read-only bit signals that the lin transceiver was shut-down due to over-temperat ure. the transmitter is automatically re-enabled after the over-temperature condition is gone and txd is high. the linot bit is cleared after spi read once the condition is gone. 1 = lin over-temperature shutdown 0 = none linoc - lin driver over-current shutdown this read-only bit signals an over-current condition occurred on the lin pin. the lin driver is not shut down but an irq is generated. to clear this bi t, it must be read after the condition is gone. 1 = lin over-current shutdown 0 = none table 46. lin control register - $4 c3 c2 c1 c0 write ldvs rxonly lsr1 lsr0 reset value 0000 reset condition por, reset mode or ext_reset por, reset mode, ext_reset or lin failure gone* por 0 0 normal slew-rate (up to 20 kb/s) 0 1 slow slew-rate (up to 10 kb/s) 1 0 fast slew-rate (up to 100 kb/s) 1 1 reserved table 48. lin status register - $4/$5 s3 s2 s1 s0 read rxshort txdom linot linoc
analog integrated circuit device data freescale semiconductor 84 33911 functional device operations logic commands and registers mc33911bac / mc34911bac high side control register - hscr this register controls the oper ation of the high side driver. writing to this register return s the high side status register (hssr). pwmhs1 - pwm input control enable. this write-only bit enables/disables the pwmin input pin to control the high side switch. the high side switch must be enabled (hs1 bit). 1 = pwmin input controls hs1 output. 0 = hs1 is controlled only by spi. hs1 - high side switch control. this write-only bit enables/disables the high side switch. 1 = hs1 switch on. 0 = hs1 switch off. high side status register - hssr this register returns the status of the high side switch and is also returned when writing to the high side control register (hscr). high side thermal shutdown a thermal shutdown of the high side drivers is indicated by setting the hs1op and hs1cl bits simultaneously. hs1op - high side switch open-load detection this read-only bit signals that the high side switch is conducting current below a certain threshold indicating possible load disconnection. 1 = hs1 open load detected (or thermal shutdown) 0 = normal hs1cl - high side current limitation this read-only bit indicates that the high side switch is operating in current limitation mode. 1 = hs1 in current limitation (or thermal shutdown) 0 = normal low side control register - lscr this register controls the oper ation of the low side drivers. writing the low side control register (lscr) will also return the low side status register (lssr). pwmlx - pwm input control enable. this write-only bit enables/d isables the pwmin input pin to control the respective low side switch. the corresponding low side switch must be enabled (lsx bit). 1 = pwmin input controls lsx. 0 = lsx is controlled only by spi. lsx - lsx switch control. this write-only bit enables/disables the corresponding low side switch. 1 = lsx switch on. 0 = lsx switch off. low side status register - lssr this register returns the stat us of the low side switches and is also returned when writing to the lscr. low side thermal shutdown a thermal shutdown of the low side drivers is indicated by setting all lsxop and lsxcl bits simultaneously. lsxop - low side switch open-load detection this read-only bit signals that the low side switches are conducting current below a certain threshold indicating possible load disconnection. 1 = lsx open-load detected (or thermal shutdown) 0 = normal lsxcl - low side current limitation this read-only bit indicates that the respective low side switch is operating in current limitation mode. 1 = lsx in current limitation (or thermal shutdown) 0 = normal table 49. high side control register - $6 c3 c2 c1 c0 write 0 pwmhs1 0 hs1 reset value 00 0 0 reset condition por por, reset mode, ext_reset, hs1 over-temp or (vsov & hvse) table 50. high side status register - $6/$7 s3 s2 s1 s0 read - - hs1op hs1cl table 51. low side control register - $8 c3 c2 c1 c0 write pwmls2 pwmls1 ls2 ls1 reset value 00 0 0 reset condition por por, reset mode, ext_reset, lsx over-temp or (vsov & hvse) table 52. low side status register - $8/$9 c3 c2 c1 c0 read ls2op ls2cl ls1op ls1cl
analog integrated circuit device data 85 freescale semiconductor 33911 functional device operations logic commands and registers mc33911bac / mc34911bac timing control register - timcr this register is a double purpose register which allows to configure the watchdog and the cyclic sense periods. writing to the timing control register (timcr) will also return the watchdog status register (wdsr). cs/wd - cyclic sense or watchdog prescaler select. this write-only bit selects wh ich prescaler is being written to, the cyclic sense prescaler or the watchdog prescaler. 1 = cyclic sense prescaler selected 0 = watchdog prescaler select wdx - watchdog prescaler this write-only bits selects the divider for the watchdog prescaler and therefore selects the watchdog period in accordance with table 54 . this configuration is valid only if windowing watchdog is active. table 54. wd2 wd1 wd0 prescaler divider watchdog prescaler cystx - cyclic sense period prescaler select this write-only bits selects the interval for the wake-up cyclic sensing together with the bit cysx8 in the configuration register (cfr) (see configuration register - cfr ). this option is only active if the high side switch is enabled when entering in stop or sleep mode. otherwise a timed wake-up is performed af ter the period shown in table 55 . table 55. cysx8 (127) cyst2 cyst1 cyst0 interval notes 127. bit cysx8 is located in configuration register (cfr) cyclic sense interval watchdog status register - wdsr this register returns the watchdog status information and is also returned when writing to the timcr. wdto - watchdog timeout this read-only bit signals the last reset was caused by either a watchdog timeout or by an attempt to clear the watchdog within the window closed. any access to this register or the timcr will clear the wdto bit. 1 = last reset caused by watchdog timeout 0 = none table 53. timing control register - $a c3 c2 c1 c0 write cs/wd wd2 wd1 wd0 cyst2 cyst1 cyst0 reset value - 000 reset condition -p o r 0 0 0 1 0 0 1 2 0 1 0 4 0 1 1 6 1 0 0 8 1 0 1 10 1 1 0 12 1 1 1 14 x 0 0 0 no cyclic sense 0 0 0 1 20ms 0 0 1 0 40ms 0 0 1 1 60ms 0 1 0 0 80ms 0 1 0 1 100ms 0 1 1 0 120ms 0 1 1 1 140ms 1 0 0 1 160ms 1 0 1 0 320ms 1 0 1 1 480ms 1 1 0 0 640ms 1 1 0 1 800ms 1 1 1 0 960ms 1 1 1 1 1120ms table 56. watchdog status register - $a/$b s3 s2 s1 s0 read wdto wderr wdoff wdwo
analog integrated circuit device data freescale semiconductor 86 33911 functional device operations logic commands and registers mc33911bac / mc34911bac wderr - watchdog error this read-only bit signals the detection of a missing watchdog resistor. in this condition the watchdog is using the internal, lower precision timebase. the windowing function is disabled. 1 = wdconf pin resistor missing 0 = wdconf pin resistor not floating wdoff - watchdog off this read-only bit signals that the watchdog pin connected to ground and therefore disabled. in this case watchdog timeouts are disabled and the device automatically enters normal mode out of reset. this might be necessary for software debugging and for programming the flash memory. 1 = watchdog is disabled 0 = watchdog is enabled wdwo - watchdog window open this read-only bit signals when the watchdog window is open for clears. the purpose of this bit is for testing. should be ignored in case wderr is high. 1 = watchdog window open 0 = watchdog window closed analog multiplexer control register - muxcr this register controls the analog multiplexer and selects the divider ration for the lx input divider. lxds - lx analog input divider select this write-only bit selects the resistor divider for the lx analog inputs. voltage is internally clamped to vdd. 0 = lx analog divider: 1 1 = lx analog divider: 3.6 (typ.) mxx - analog multiplexer input select these write-only bits selects which analog input is multiplexed to the adout0 pin according to table 58 . when disabled or when in stop or sleep mode, the output buffer is not powered and the ad out0 output is left floating to achieve lower current consumption. table 58. mx2 mx1 mx0 meaning analog multiplexer channel select configuration register - cfr this register controls the cy clic sense timing multiplier. cysx8 - cyclic se nse timing x 8. this write-only bit influences the cyclic sense period as shown in table 55 . 1 = multiplier enabled 0 = none table 57. analog multiplexer control register -$c c3 c2 c1 c0 write lxds mx2 mx1 mx0 reset value 1 000 reset condition por por, reset mode or ext_reset 0 0 0 disabled 0 0 1 reserved 0 1 0 die temperature sensor 0 1 1 vsense input 1 0 0 l1 input 1 0 1 l2 input 1 1 0 reserved 1 1 1 reserved table 59. configuration register - $d c3 c2 c1 c0 write 0 cysx8 0 0 reset value 0000 reset condition por, reset mode or ext_reset por por por
analog integrated circuit device data 87 freescale semiconductor 33911 functional device operations logic commands and registers mc33911bac / mc34911bac interrupt mask register - imr this register allow to mask so me of interrupt sources. the respective flags within the interrupt source register (isr) will continue to work but will not generate interrupts to the mcu. the 5.0 v regulator over-temperature prewarning interrupt and under voltage (vsuv) interrupts can not be masked and will always cause an interrupt. writing to the interrupt mask register (imr) will return the isr. hsm - high side interrupt mask this write-only bit enables/dis ables interrupts generated in the high side block. 1 = hs interrupts enabled 0 = hs interrupts disabled lsm - low side interrupt mask this write-only bit enables/dis ables interrupts generated in the low side block. 1 = ls interrupts enabled 0 = ls interrupts disabled linm - lin interrupts mask this write-only bit enables/dis ables interrupts generated in the lin block. 1 = lin interrupts enabled 0 = lin interrupts disabled vmm - voltage moni tor interrupt mask this write-only bit enables/dis ables interrupts generated in the voltage monitor block. the only maskable interrupt in the voltage monitor block is the v sup over-voltage interrupt. 1 = interrupts enabled 0 = interrupts disabled interrupt source register - isr this register allows the mcu to determine the source of the last interrupt or wake-up respectively. a read of the register acknowledges the interrupt and leads irq pin to high, in case there are no other pending interrupts. if there are pending interrupts, irq will be driven high for 10 s and then be driven low again. this register is also retu rned when writing to the imr. isrx - interrupt source register these read-only bits indicate the interrupt source following table 62 . if no interrupt is pending than all bits are 0. in case more than one interrupt is pending, than the interrupt sources are handled sequentially multiplex. table 62. interrupt source priority isr3 isr2 isr1 isr0 none maskable maskable interrupt sources table 60. interrupt mask register - $e c3 c2 c1 c0 write hsm lsm linm vmm reset value 1111 reset condition por table 61. interrupt source register - $e/$f s3 s2 s1 s0 read isr3 isr2 isr1 isr0 0 0 0 0 no interrupt no interrupt none 0 0 0 1 lx wake-up from stop mode- highest 0 0 1 0 - hs interrupt (over-temperature) 0 0 1 1 - ls interrupt (over-temperature) 0 1 0 0 lin interrupt (rxshort, txdom, lin ot, lin oc) or lin wake-up 0 1 0 1 voltage monitor interrupt (low-voltage and vdd over-temperature) voltage monitor interrupt (high-voltage) 0 1 1 0 - forced wake-up lowest
analog integrated circuit device data 88 freescale semiconductor 33911 typical application logic commands and registers mc33911g5ac/mc3433911g5ac typical application the 33911 can be configured in several applications. the figure below shows the 33911 in the typical slave node application. voltage regulator spi & control reset control module lvr, hvr, htr, wd, window watchdog module lin physical layer vs2 hs1 ls2 vsense analog input module digital input module lin rxd adout0 sclk mosi miso txd cs wake up module interrupt control module lvi, hvi, hti, oci low side control module vbat sense m odule analog multiplexer l2 l1 ls1 pgnd wdconf chip temp sense module pwmin high side control module lgnd internal bus mcu rst irq agnd pgnd vs1 agnd vdd a/d sci spi timer rst vdd irq c4 c3 r4 c2 c1 d1 v r1 c5 lin r2 r3 hb type relay motor output bat typical component values: c1 = 47f; c2 = c4 = 100nf; c3 = 10f; c5 = 220pf r1 = 10k : ; r2 = r3 = 10k : r4 = 20k : -200k : recommended configuration of the not connected pins (nc): pin 15, 16, 20, 21 = gnd pin 11, 30 = open (floating) pin 24 = open (floating) or vs2 pin 28 = this pin is not internally connected and may be used for pcb routing optimization.
analog integrated circuit device data freescale semiconductor 89 33911 packaging package dimensions mc33911g5ac/mc3433911g5ac packaging package dimensions important for the most current revision of the package, visit www.freescale.com and select documentation, then under available documentation column select packaging information. ac suffix (pb-free) 32-pin lqfp 98ash70029a revision d
analog integrated circuit device data 90 freescale semiconductor 33911 important for the most current revision of the pack- age, visit www.freescale.com and select documenta- mc33911g5ac/mc3433911g5ac ac suffix (pb-free) 32-pin lqfp 98ash70029a revision d
analog integrated circuit device data freescale semiconductor 91 33911 revision history mc33911g5ac/mc3433911g5ac revision history 5/2007 9/2007 9/2007 2/2008 11/2008 2/2009 3/2009 3/2010 revision date description of changes 1.0 ? initial release 2.0 ? several textual corrections ? page 11: ?analog output offset ratio? (lxds=1) changed to ?analog output offset? +/-22mv ? page 11: vsense input divider ratio adjusted to 5,0/5,25/5,5 ? page 12: common mode input impedance corrected to 75k ? page 13/15: lin physical layer parameters adjus ted to final lin specification release 3.0 ? revision number incremented at engineering request. 4.0 ? changed functional block diagram on page 24. 5.0 ? datasheet updated according to the pass1. 2 silicon version el ectrical parameters ? add maximum rating on i bus_no_gnd parameter ? added l1 and l2 , temperature sense analog output voltage per characterization (37) , internal chip temperature sense gain per characterization at 3 temperatures (37) see figure 16, temperature sense gain , vsense input divider ratio (ratiovsen se=vsense/vadout0) per characterization (38) , and vsense output related offset per characterization (38) parameters ? added temperature sense gain section ? minor corrections to esd capability , (17) , cyclic sense on time from stop and sleep mode (47) , lin bus pin (lin) , serial data clock pin (sclk) , master out slave in pin (mosi) , master in slave out pin (miso) , low side pins (ls1 and ls2) , digital/analog pins (l1 and l2) , normal request mode , sleep mode , lin over- temperature shutdown / txd stuck at dominant / rxd short-circuit: , fault detection management conditions , lin physical layer , lin interface , over-temperature shutdown (lin interrupt) , lin receiver operation only , spi protocol , lx - wake-up input x , lin control register - lincr , and rxshort - rxd pin short-circuit ? updated freescale form and style 6.0 ? added explanation for pins not connected (nc). 7.0 ? changed vbat_shift and gnd_shift maximum from 10% to 11.5% for both parameters on page 14. 8.0 ? combined complete data sheet for part numbers mc33911bac and mc34911bac to the back of this data sheet. ? changed esd voltage for machine model from 200 to 150
how to reach us: home page: www.freescale.com web support: http://www.freescale.com/support usa/europe or locations not listed: freescale semiconductor, inc. technical information center, el516 2100 east elliot road tempe, arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support europe, middle east, and africa: freescale halbleiter deutschland gmbh technical information center schatzbogen 7 81829 muenchen, germany +44 1296 380 456 (english) +46 8 52200080 (english) +49 89 92103 559 (german) +33 1 69 35 48 48 (french) www.freescale.com/support japan: freescale semiconductor japan ltd. headquarters arco tower 15f 1-8-1, shimo-meguro, meguro-ku, tokyo 153-0064 japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com asia/pacific: freescale semiconductor china ltd. exchange building 23f no. 118 jianguo road chaoyang district beijing 100022 china +86 10 5879 8000 support.asia@freescale.com for literature requests only: freescale semiconductor literature distribution center p.o. box 5405 denver, colorado 80217 1-800-441-2447 or +1-303-675-2140 fax: +1-303-675-2150 ldcforfreescalesemiconductor@hibbertgroup.com freescale? and the freescale logo are trademarks of freescale semiconductor, inc. all other product or service names are the property of their respective owners. ? freescale semiconductor, inc. 2009. all rights reserved. mc33911 rev. 8.0 3/2010 information in this document is provided solely to enable system and software implementers to use freescale semiconductor products. there are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. freescale semiconductor reserves the right to make changes without further notice to any products herein. freescale semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does freescale semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. ?typical? parameters that may be provided in freescale semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. all operating parameters, including ?typicals?, must be validated for each customer application by customer?s technical ex perts. freescale semiconductor does not convey any license under its patent rights nor the rights of others. freescale semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the freescale semiconductor product could create a situation where personal injury or death may occur. should buyer purchase or use freescale semiconductor products for any such unintended or unauthorized application, buyer shall indemnify and hold freescale semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that freescale semiconductor was negligent regarding the design or manufacture of the part.

▲Up To Search▲

Price & Availability of MC34911BR2

	To Download MC34911BR2 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .