View 24LC02B_206587.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

M
FEATURES
24LC01B/02B MODULES
ISO MODULE LAYOUT
1K/2K I2CTM Serial EEPROMs in ISO Micromodules
* ISO 7816 Compliant pad locations * Low power CMOS technology - 1 mA active current typical - 10 A standby current typical at 5.5V * Organized as a single block of 128 bytes (128 x 8) or 256 bytes (256 x 8) * 2-wire serial interface bus, I2CTM compatible * 100 kHz (2.5V) and 400 kHz (5V) compatibility * Self-timed write cycle (including auto-erase) * Page-write buffer for up to 8 bytes * 2 ms typical write cycle time for page-write * ESD protection > 4 kV * 1,000,000 E/W cycles guaranteed * Data retention > 200 years * Temperature ranges available: - Commercial (C): 0C to +70C
VDD
VSS
SCL
SDA
BLOCK DIAGRAM
HV GENERATOR
DESCRIPTION
The Microchip Technology Inc. 24LC01B and 24LC02B are 1K-bit and 2K-bit Electrically Erasable PROMs in ISO modules for smart card applications. The devices are organized as a single block of 128 x 8-bit or 256 x 8-bit memory with a two-wire serial interface. The 24LC01B and 24LC02B also have page-write capability for up to 8 bytes of data.
I/O CONTROL LOGIC MEMORY CONTROL LOGIC
XDEC
EEPROM ARRAY PAGE LATCHES
SDA SCL
YDEC
VCC VSS
SENSE AMP R/W CONTROL
(c) 1997 Microchip Technology Inc.
DS21222A-page 1
24LC01B/02B Modules
1.0
1.1
ELECTRICAL CHARACTERISTICS
Maximum Ratings*
TABLE 1-1:
Name VSS SDA SCL VCC
PAD FUNCTION TABLE
Function Ground Serial Address/Data I/O Serial Clock +2.5V to 5.5V Power Supply
VCC...................................................................................7.0V All inputs and outputs w.r.t. VSS ................-0.6V to VCC +1.0V Storage temperature ..................................... -65C to +150C Ambient temp. with power applied................. -65C to +125C ESD protection on all pads............................................. 4 kV
*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
1.2
1.2.1
Pad Descriptions
SDA (Serial Data)
This is a bi-directional pad used to transfer addresses and data into and data out of the device. It is an open drain terminal, therefore the SDA bus requires a pull-up resistor to VCC (typical 10 K for 100 kHz, 2 K for 400 kHz). For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions. 1.2.2 SCL (Serial Clock)
This input is used to synchronize the data transfer from and to the device.
TABLE 1-1
DC CHARACTERISTICS
Tamb = 0C to +70C, VCC = 2.5V to 5.5V
All Parameters apply across the recom- Commercial (C): mended operating ranges unless otherwise noted. Parameter SCL and SDA pins: High level input voltage Low level input voltage Hysteresis of Schmitt trigger inputs Low level output voltage Input leakage current Output leakage current Pin capacitance (all inputs/outputs) Operating current Standby current Symbol VIH VIL VHYS VOL ILI ILO CIN, COUT ICC Write ICC Read ICCS
Min. 0.7 VCC
Max.
Units V (Note) (Note)
Conditions
0.3 VCC 0.05 VCC -- 0.40 -10 -10 -- -- -- -- 10 10 10 3 1 100
V V V A A pF mA mA A
Vcc 2.5V (Note) IOL = 3.0 mA, VCC = 4.5V IOL = 2.1 mA, VCC = 2.5V VIN = VCC or VSS VOUT = VCC or VSS VCC = 5.0V (Note) Tamb = 25C, f = 1 MHz VCC = 5.5V, SCL = 400 kHz VCC = 5.5V, SCL = 400 kHz VCC = 5.5V, SDA = SCL = VCC
Note: This parameter is periodically sampled and not 100% tested.
DS21222A-page 2
(c) 1997 Microchip Technology Inc.
24LC01B/02B Modules
TABLE 1-2 AC CHARACTERISTICS
Tamb = 0 C to +70C Remarks All parameters apply across the specified operat- Vcc = 2.5V to 5.5V ing ranges unless otherwise noted. Commercial (C): Parameter Clock frequency Clock high time Clock low time SDA and SCL rise time SDA and SCL fall time START condition hold time START condition setup time Data input hold time Data input setup time STOP condition setup time Output valid from clock Bus free time Symbol FCLK THIGH TLOW TR TF THD:STA TSU:STA THD:DAT TSU:DAT TSU:STO TAA TBUF
Vcc = 2.5V - 5.5V Vcc = 4.5V - 5.5V STD MODE FAST MODE Units Min. -- 4000 4700 -- -- 4000 4700 0 250 4000 -- 4700 Max. 100 -- -- 1000 300 -- -- -- -- -- 3500 -- Min. -- 600 1300 -- -- 600 600 0 100 600 -- 1300 Max. 400 -- -- 300 300 -- -- -- -- -- 900 -- kHz ns ns ns ns ns ns ns ns ns ns ns
(Note 1) (Note 1) After this period the first clock pulse is generated Only relevant for repeated START condition (Note 2)
Output fall time from VIH minimum to VIL maximum Input filter spike suppression (SDA and SCL pins) Write cycle time Endurance
TOF TSP TWC
-- -- -- 1M
250 50 10 --
20 +0.1 CB -- -- 1M
250 50 10 --
ns ns
(Note 2) Time the bus must be free before a new transmission can start (Note 1), CB 100 pF (Notes 1, 3)
ms Byte or Page mode cycles 25C, VCC = 5.0V, Block Mode (Note 4)
Note 1: Not 100% tested. CB = total capacitance of one bus line in pF. 2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions. 3: The combined TSP and VHYS specifications are due to Schmitt trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation. 4: This parameter is not tested but guaranteed by characterization. For endurance estimates in a specific application, please consult the Total Endurance Model which can be obtained on our BBS or website.
FIGURE 1-1:
BUS TIMING DATA
TF THIGH TR
SCL
TSU:STA TLOW THD:DAT TSU:DAT TSU:STO
SDA IN
THD:STA TSP TAA TBUF
SDA OUT
(c) 1997 Microchip Technology Inc.
DS21222A-page 3
24LC01B/02B Modules
2.0 FUNCTIONAL DESCRIPTION
3.4 Data Valid (D)
The 24LC01B/02B supports a bi-directional two-wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24LC01B/02B works as slave. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is activated. The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited, although only the last 16 will be stored when doing a write operation. When an overwrite does occur, it will replace data in a first in first out fashion.
3.0
BUS CHARACTERISTICS
The following bus protocol has been defined: * Data transfer may be initiated only when the bus is not busy. * During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition. Accordingly, the following bus conditions have been defined (Figure 3-1).
3.5
Acknowledge
Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit. Note: The 24LC01B/02B does not generate any acknowledge bits if an internal programming cycle is in progress.
3.1
Bus not Busy (A)
Both data and clock lines remain HIGH.
3.2
Start Data Transfer (B)
A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.
3.3
Stop Data Transfer (C)
A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.
The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.
FIGURE 3-1:
(A) SCL (B)
DATA TRANSFER SEQUENCE ON THE SERIAL BUS
(D) (D) (C) (A)
SDA
START CONDITION
ADDRESS OR ACKNOWLEDGE VALID
DATA ALLOWED TO CHANGE
STOP CONDITION
DS21222A-page 4
(c) 1997 Microchip Technology Inc.
24LC01B/02B Modules
4.0
4.1
BUS CHARACTERISTICS
Slave Address
5.0
5.1
WRITE OPERATION
Byte Write
After generating a START condition, the bus master transmits the slave address consisting of a 4-bit device code (1010) for the 24LC01B/02B, followed by three don't care bits. The eighth bit of slave address determines if the master device wants to read or write to the 24LC01B/02B (Figure 4-1). The 24LC01B/02B monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true, and it is not in a programming mode. Operation Read Write Control Code 1010 1010 Chip Select XXX XXX R/W 1 0
Following the start signal from the master, the device code (4 bits), the don't care bits (3 bits), and the R/W bit, which is a logic low, is placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the word address and will be written into the address pointer of the 24LC01B/02B. After receiving another acknowledge signal from the 24LC01B/02B, the master device will transmit the data word to be written into the addressed memory location. The 24LC01B/02B acknowledges again and the master generates a stop condition. This initiates the internal write cycle, and during this time the 24LC01B/02B will not generate acknowledge signals (Figure 5-1).
5.2
Page Write
FIGURE 4-1:
START
CONTROL BYTE ALLOCATION
READ/WRITE
SLAVE ADDRESS
R/W
A
1
0
1
0
X
X
X
X = Don't care
The write control byte, word address, and the first data byte are transmitted to the 24LC01B/02B in the same way as in a byte write. But instead of generating a stop condition, the master transmits up to eight data bytes to the 24LC01B/02B, which are temporarily stored in the on-chip page buffer and will be written into the memory after the master has transmitted a stop condition. After the receipt of each word, the three lower order address pointer bits are internally incremented by one. The higher order five bits of the word address remains constant. If the master should transmit more than eight words prior to generating the stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the stop condition is received an internal write cycle will begin (Figure 5-2).
FIGURE 5-1:
BUS ACTIVITY MASTER
BYTE WRITE
S T A R T CONTROL BYTE WORD ADDRESS DATA S T O P
SDA LINE
S
A C K A C K A C K
P
BUS ACTIVITY
FIGURE 5-2:
PAGE WRITE
S T A R T CONTROL BYTE WORD ADDRESS (n) DATA n DATAn + 1 DATAn + 7 S T O P
BUS ACTIVITY MASTER
SDA LINE
S
A C K A C K A C K A C K A C K
P
BUS ACTIVITY
(c) 1997 Microchip Technology Inc.
DS21222A-page 5
24LC01B/02B Modules
6.0 ACKNOWLEDGE POLLING 7.0 READ OPERATION
Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the stop condition for a write command has been issued from the master, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the master sending a start condition followed by the control byte for a write command (R/W = 0). If the device is still busy with the write cycle, then NO ACK will be returned. If the cycle is complete, then the device will return the ACK, and the master can then proceed with the next read or write command. See Figure 6-1 for flow diagram. Read operations are initiated in the same way as write operations with the exception that the R/W bit of the slave address is set to one. There are three basic types of read operations: current address read, random read, and sequential read.
7.1
Current Address Read
FIGURE 6-1:
ACKNOWLEDGE POLLING FLOW
Send Write Command
The 24LC01B/02B contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous access (either a read or write operation) was to address n, the next current address read operation would access data from address n + 1. Upon receipt of the slave address with R/W bit set to one, the 24LC01B/ 02B issues an acknowledge and transmits the 8-bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24LC01B/ 02B discontinues transmission (Figure 7-1).
7.2
Random Read
Send Stop Condition to Initiate Write Cycle
Send Start
Send Control Byte with R/W = 0
Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the 24LC01B/02B as part of a write operation. After the word address is sent, the master generates a start condition following the acknowledge. This terminates the write operation, but not before the internal address pointer is set. Then, the master issues the control byte again but with the R/W bit set to a one. The 24LC01B/ 02B will then issue an acknowledge and transmits the 8-bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24LC01B/02B discontinues transmission (Figure 7-1). NO
Did Device Acknowledge (ACK = 0)? YES Next Operation
7.3
Sequential Read
Sequential reads are initiated in the same way as a random read except that after the 24LC01B/02B transmits the first data byte, the master issues an acknowledge as opposed to a stop condition in a random read. This directs the 24LC01B/02B to transmit the next sequentially addressed 8-bit word (Figure 7-2). To provide sequential reads the 24LC01B/02B contains an internal address pointer which is incremented by one at the completion of each operation. This address pointer allows the entire memory contents to be serially read during one operation.
7.4
Noise Protection
The 24LC01B/02B employs a VCC threshold detector circuit which disables the internal erase/write logic if the VCC is below 1.5 volts at nominal conditions. The SCL and SDA inputs have Schmitt trigger and filter circuits which suppress noise spikes to assure proper device operation even on a noisy bus.
DS21222A-page 6
(c) 1997 Microchip Technology Inc.
24LC01B/02B Modules
FIGURE 7-1: CURRENT ADDRESS READ
S T A R T CONTROL BYTE S T O P
BUS ACTIVITY MASTER
DATA n
SDA LINE
S
A C K N O A C K
P
BUS ACTIVITY
FIGURE 7-1:
RANDOM READ
S T T CONTROL BYTE WORD ADDRESS (n) S T A R T CONTROL BYTE S T O P
BUS ACTIVITY A MASTER R
SDA LINE
DATA n
S
A C K A C K
S
A C K N O A C K
P
BUS ACTIVITY
FIGURE 7-2:
SEQUENTIAL READ
CONTROL BYTE
A C K A C K A C K S T O P
BUS ACTIVITY MASTER
SDA LINE
P
A C K DATA n DATA n + 1 DATA n + 2 DATA n + X N O A C K
BUS ACTIVITY
(c) 1997 Microchip Technology Inc.
DS21222A-page 7
24LC01B/02B Modules
8.0 SHIPPING METHOD
The micromodules will be shipped to customers in clear plastic trays. Each tray holds 150 modules, and the trays can be stacked in a manner similar to shipping die in waffle packs. A tray drawing with dimensions is shown in Figure 8-1.
FIGURE 8-1:
TRAY DIMENSIONS
9.374 [238.09]
8.145 [206.88]
0.980 [24.89] TYP
0.860 [21.84] TYP.
0.500 [12.70]
SMART CARD MODULES
ANTISTATIC
R 0.300 [7.62] TYP
R 0.270 [6.86] TYP
0.617 [15.68]
0.905 [22.99]
DS21222A-page 8
(c) 1997 Microchip Technology Inc.
12.040 [305.82]
14.000 [355.60]
FIGURE 8-2:
DEVICE SIDE
0.465 0.002 [11.80 0.05] 0.285 [7.24] MAX R. 0.059 [1.50] (4X) VIA HOLES (8x) I.D. 0.026 [0.66] O.D. 0.042 [1.06] 0.146 0.002 [3.71 0.05] 0.174 0.002 [4.42 0.05]
(c) 1997 Microchip Technology Inc.
0.1043 0.002 [2.65 0.05] TYP.
0.090 [2.29] MIN EPOXY FREE AREA (TYP.)
MODULE DIMENSIONS
0.270 [6.86] MAX.
0.419 0.002 [10.63 0.05]
A
A
0.209 0.002 [5.31 0.05] 0.1043 0.002 [2.65 0.05] (8x)
0.232 0.002 [5.90 0.05] DIE GLOB SIZE 0.0235 [0.60] MAX. 0.015 [0.38] MAX. 0.004 [0.10] MAX.
CONTACT SIDE
SECTION A-A
FR4 TAPE
0.007 [0.18] MAX.
COPPER BASE NICKEL PLATED, 150 GOLD FLASH 3-7 m IN MIN
24LC01B/02B Modules
DS21222A-page 9
m
IN
24LC01B/02B Modules
NOTES:
DS21222A-page 10
(c) 1997 Microchip Technology Inc.
24LC01B/02B Modules
24LC01B/02B PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office. 24LC01B/02B -- /MT Package Temperature Range: Device: MT = Micromodules in trays Blank = 0C to +70C 24LC01B 24LC02B 1K I2C Serial EEPROM in ISO Module 2K I2C Serial EEPROM in ISO Module
Sales and Support
Data Sheets Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following: 1. Your local Microchip sales office 2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277 3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required). Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.
(c) 1997 Microchip Technology Inc.
DS21222A-page 11
M
WORLDWIDE SALES & SERVICE
AMERICAS
Corporate Office
Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602-786-7200 Fax: 602-786-7277 Technical Support: 602 786-7627 Web: http://www.microchip.com
ASIA/PACIFIC
Hong Kong
Microchip Asia Pacific RM 3801B, Tower Two Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431
EUROPE
United Kingdom
Arizona Microchip Technology Ltd. Unit 6, The Courtyard Meadow Bank, Furlong Road Bourne End, Buckinghamshire SL8 5AJ Tel: 44-1628-851077 Fax: 44-1628-850259
France
Arizona Microchip Technology SARL Zone Industrielle de la Bonde 2 Rue du Buisson aux Fraises 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79
Atlanta
Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307
India
Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-229-4036 Fax: 91-80-559-9840
Boston
Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575
Germany
Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 Muchen, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44
Korea
Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934
Chicago
Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075
Italy
Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-39-6899939 Fax: 39-39-6899883
Shanghai
Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hong Qiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060
Dallas
Microchip Technology Inc. 14651 Dallas Parkway, Suite 816 Dallas, TX 75240-8809 Tel: 972-991-7177 Fax: 972-991-8588
Singapore
Microchip Technology Taiwan Singapore Branch 200 Middle Road #10-03 Prime Centre Singapore 188980 Tel: 65-334-8870 Fax: 65-334-8850
JAPAN
Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa 222 Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 7/29/97
Dayton
Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175
Los Angeles
Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 714-263-1888 Fax: 714-263-1338
Taiwan, R.O.C
Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC Tel: 886 2-717-7175 Fax: 886-2-545-0139
New York
Microchip Technology Inc. 150 Motor Parkway, Suite 416 Hauppauge, NY 11788 Tel: 516-273-5305 Fax: 516-273-5335
San Jose
Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955
Toronto
Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253
All rights reserved. (c)1997, Microchip Technology Incorporated, USA. 8/97
Printed on recycled paper.
Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.
DS21222A-page 12
(c) 1997 Microchip Technology Inc.

▲Up To Search▲

Price & Availability of 24LC02B

	To Download 24LC02B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .