View PSMN8R5-60YS_4681941.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PSMN8R5-60YS
N-channel LFPAK 60 V, 8 m standard level MOSFET
Rev. 01 -- 22 December 2009 Product data sheet
1. Product profile
1.1 General description
Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in a wide range of industrial, communications and domestic equipment.
1.2 Features and benefits
Advanced TrenchMOS provides low RDSon and low gate charge High efficiency gains in switching power converters Improved mechanical and thermal characteristics LFPAK provides maximum power density in a Power SO8 package
1.3 Applications
DC-to-DC converters Lithium-ion battery protection Load switching Motor control Server power supplies
1.4 Quick reference data
Table 1. VDS ID Ptot Tj Quick reference Conditions Tmb = 25 C; VGS = 10 V; see Figure 1 Tmb = 25 C; see Figure 3 Min -55 VGS = 10 V; Tj(init) = 25 C; ID = 76 A; Vsup 60 V; RGS = 50 ; unclamped VGS = 10 V; ID = 60 A; VDS = 30 V; see Figure 15 and 14 VGS = 10 V; ID = 60 A; VDS = 30 V; see Figure 14 and 15 Typ Max 60 76 106 175 97 Unit V A W C mJ drain-source voltage Tj 25 C; Tj 175 C drain current total power dissipation junction temperature Symbol Parameter
Avalanche ruggedness EDS(AL)S non-repetitive drain-source avalanche energy Dynamic characteristics QGD QG(tot) gate-drain charge total gate charge 7.7 39 nC nC
NXP Semiconductors
PSMN8R5-60YS
N-channel LFPAK 60 V, 8 m standard level MOSFET
Quick reference ...continued Conditions VGS = 10 V; ID = 15 A; Tj = 100 C; see Figure 12 VGS = 10 V; ID = 15 A; Tj = 25 C; see Figure 13 Min Typ 5.6 Max 12.8 8 Unit m m
Table 1.
Symbol Parameter Static characteristics RDSon drain-source on-state resistance
2. Pinning information
Table 2. Pin 1 2 3 4 mb S S S G D Pinning information Symbol Description source source source gate mounting base; connected to drain
mbb076
Simplified outline
mb
Graphic symbol
D
G S
1234
SOT669 (LFPAK)
3. Ordering information
Table 3. Ordering information Package Name PSMN8R5-60YS LFPAK Description plastic single-ended surface-mounted package (LFPAK); 4 leads Version SOT669 Type number
PSMN8R5-60YS_1
All information provided in this document is subject to legal disclaimers.
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 -- 22 December 2009
2 of 15
NXP Semiconductors
PSMN8R5-60YS
N-channel LFPAK 60 V, 8 m standard level MOSFET
4. Limiting values
Table 4. Symbol VDS VDGR VGS ID IDM Ptot Tstg Tj Tsld(M) Limiting values Parameter drain-source voltage drain-gate voltage gate-source voltage drain current peak drain current total power dissipation storage temperature junction temperature peak soldering temperature source current peak source current Tmb = 25 C tp 10 s; pulsed; Tmb = 25 C VGS = 10 V; Tmb = 100 C; see Figure 1 VGS = 10 V; Tmb = 25 C; see Figure 1 tp 10 s; pulsed; Tmb = 25 C; see Figure 2 Tmb = 25 C; see Figure 3 Conditions Tj 25 C; Tj 175 C Tj 25 C; Tj 175 C; RGS = 20 k Min -20 -55 -55 Max 60 60 20 54 76 303 106 175 175 260 Unit V V V A A A W C C C
In accordance with the Absolute Maximum Rating System (IEC 60134).
Source-drain diode IS ISM EDS(AL)S 76 303 97 A A mJ
Avalanche ruggedness non-repetitive VGS = 10 V; Tj(init) = 25 C; ID = 76 A; Vsup 60 V; drain-source avalanche RGS = 50 ; unclamped energy
100 ID (A) 80
003aad791
60
40
20
0 0 50 100 150 200 Tmb (C)
Fig 1.
Continuous drain current as a function of mounting base temperature
PSMN8R5-60YS_1
All information provided in this document is subject to legal disclaimers.
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 -- 22 December 2009
3 of 15
NXP Semiconductors
PSMN8R5-60YS
N-channel LFPAK 60 V, 8 m standard level MOSFET
103 ID (A) 102
003a a d792
Limit RDSon = VDS / ID tp = 10 s 100 s
10
DC 1 1 ms 10 ms 100 ms 10-1 10-1
1
10
102
VDS (V)
103
Fig 2.
Safe operating area; continuous and peak drain currents as a function of drain-source voltage
120 Pder (%) 80
03aa16
40
0 0 50 100 150 Tmb (C) 200
Fig 3.
Normalized total power dissipation as a function of mounting base temperature
PSMN8R5-60YS_1
All information provided in this document is subject to legal disclaimers.
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 -- 22 December 2009
4 of 15
NXP Semiconductors
PSMN8R5-60YS
N-channel LFPAK 60 V, 8 m standard level MOSFET
5. Thermal characteristics
Table 5. Symbol Rth(j-mb) Thermal characteristics Parameter thermal resistance from junction to mounting base Conditions see Figure 4 Min Typ 0.63 Max 1.42 Unit K/W
1 Zth(j-mb) (K/W)
-1
003aad834
d = 0.5 0.2
10
0.1
0.05 0.02 10-2 single shot
P = tp T
tp T
t
10-3 10-6 10-5 10-4 10-3 10-2 10-1 tp (s) 1
Fig 4.
Transient thermal impedance from junction to mounting base as a function of pulse duration; typical values
PSMN8R5-60YS_1
All information provided in this document is subject to legal disclaimers.
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 -- 22 December 2009
5 of 15
NXP Semiconductors
PSMN8R5-60YS
N-channel LFPAK 60 V, 8 m standard level MOSFET
6. Characteristics
Table 6. Symbol V(BR)DSS VGS(th) VGSth Characteristics Parameter drain-source breakdown voltage gate-source threshold voltage Conditions ID = 250 A; VGS = 0 V; Tj = -55 C ID = 250 A; VGS = 0 V; Tj = 25 C ID = 1 mA; VDS= VGS; Tj = 25 C; see Figure 10 and 11 ID = 1 mA; VDS= VGS; Tj = -55 C; see Figure 11 ID = 1 mA; VDS= VGS; Tj = 175 C; see Figure 11 IDSS IGSS RDSon drain leakage current gate leakage current drain-source on-state resistance VDS = 60 V; VGS = 0 V; Tj = 25 C VDS = 60 V; VGS = 0 V; Tj = 125 C VGS = 20 V; VDS = 0 V; Tj = 25 C VGS = -20 V; VDS = 0 V; Tj = 25 C VGS = 10 V; ID = 15 A; Tj = 175 C; see Figure 12 VGS = 10 V; ID = 15 A; Tj = 100 C; see Figure 12 VGS = 10 V; ID = 15 A; Tj = 25 C; see Figure 13 RG QG(tot) gate resistance total gate charge f = 1 MHz ID = 60 A; VDS = 30 V; VGS = 10 V; see Figure 14 and 15 ID = 0 A; VDS = 0 V; VGS = 10 V QGS QGS(th) QGS(th-pl) QGD VGS(pl) Ciss Coss Crss td(on) tr td(off) tf gate-source charge pre-threshold gate-source charge post-threshold gate-source charge gate-drain charge gate-source plateau voltage input capacitance output capacitance reverse transfer capacitance turn-on delay time rise time turn-off delay time fall time VDS = 30 V; RL = 0.5 ; VGS = 10 V; RG(ext) = 4.7 ID = 60 A; VDS = 30 V; VGS = 10 V; see Figure 15 and 14 VDS = 30 V; see Figure 14 and 15 VDS = 30 V; VGS = 0 V; f = 1 MHz; Tj = 25 C; see Figure 16 ID = 60 A; VDS = 30 V; VGS = 10 V; see Figure 15 and 14 ID = 60 A; VDS = 30 V; VGS = 10 V; see Figure 14 Dynamic characteristics 39 33 13.3 7 6.2 7.7 5.2 2370 307 172 18.4 13.7 32.4 9.2 nC nC nC nC nC nC V pF pF pF ns ns ns ns Min 54 60 2 0.95 Typ 3 0.03 2 2 12 5.6 0.61 Max 4 4.6 2 50 100 100 18.4 12.8 8 Unit V V V V V A A nA nA m m m
Static characteristics
PSMN8R5-60YS_1
All information provided in this document is subject to legal disclaimers.
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 -- 22 December 2009
6 of 15
NXP Semiconductors
PSMN8R5-60YS
N-channel LFPAK 60 V, 8 m standard level MOSFET
Table 6. Symbol VSD trr Qr
Characteristics ...continued Parameter source-drain voltage reverse recovery time recovered charge Conditions IS = 15 A; VGS = 0 V; Tj = 25 C; see Figure 17 IS = 20 A; dIS/dt = -100 A/s; VGS = 0 V; VDS = 30 V Min Typ 0.8 43.3 61.4 Max 1.2 Unit V ns nC
Source-drain diode
60 gfs (S) 40
003aad794
4000 C (pF) 3000
003aad801
Ciss
Crss 2000
20 1000
0 0 20 40 60 ID (A) 80
0 0 3 6 9 VGS (V) 12
Fig 5.
Forward transconductance as a function of drain current; typical values
40
003aad797
Fig 6.
Input and reverse transfer capacitances as a function of gate-source voltage, typical values
80
003aad795
RDSon (m) 30
ID (A) 60
10
7
6
5.5
5 20 40
VGS (V) = 4.5 10 20
0 4 8 12 16 VGS (V) 20
0 0 0.5 1 1.5 VDS (V) 2
Fig 7.
Drain-source on-state resistance as a function of gate-source voltage; typical values
Fig 8.
Output characteristics: drain current as a function of drain-source voltage; typical values
PSMN8R5-60YS_1
All information provided in this document is subject to legal disclaimers.
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 -- 22 December 2009
7 of 15
NXP Semiconductors
PSMN8R5-60YS
N-channel LFPAK 60 V, 8 m standard level MOSFET
80 ID (A) 60
003aad796
10-1 ID (A) 10-2 min typ max
03aa35
10-3 40 10-4 20 Tj = 175 C Tj = 25 C
10-5
0 0 2 4 VGS (V) 6
10-6 0 2 4 VGS (V) 6
Fig 9.
Transfer characteristics: drain current as a function of gate-source voltage; typical values
5
003aad280
Fig 10. Sub-threshold drain current as a function of gate-source voltage
2.4 a 2
003aad696
VGS(th) (V) 4 max
1.6
3 typ
1.2
2 min
0.8
1
0.4
0 -60
0
60
120 Tj (C)
180
0 -60
0
60
120
Tj (C)
180
Fig 11. Gate-source threshold voltage as a function of junction temperature
Fig 12. Normalized drain-source on-state resistance factor as a function of junction temperature.
PSMN8R5-60YS_1
All information provided in this document is subject to legal disclaimers.
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 -- 22 December 2009
8 of 15
NXP Semiconductors
PSMN8R5-60YS
N-channel LFPAK 60 V, 8 m standard level MOSFET
25 RDSon (m) 20 VGS (V) = 5
003aad798
5.5
VDS ID VGS(pl) VGS(th)
15 6 10 7 8 10 5 0 20 40 60 ID (A) 80
VGS QGS1 QGS2 QGD QG(tot)
003aaa508
QGS
Fig 13. Drain-source on-state resistance as a function of drain current; typical values
10 VGS (V) 8 12 V VDS = 30 V 48 V 6
003aad799
Fig 14. Gate charge waveform definitions
104 C (pF)
003aad800
Ciss
103 4 Coss 2 Crss 0 0 20 40 QG (nC) 60 102
10-1
1
10
VDS (V)
102
Fig 15. Gate-source voltage as a function of gate charge; typical values
Fig 16. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values
PSMN8R5-60YS_1
All information provided in this document is subject to legal disclaimers.
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 -- 22 December 2009
9 of 15
NXP Semiconductors
PSMN8R5-60YS
N-channel LFPAK 60 V, 8 m standard level MOSFET
80 IS (A) 60
003aad802
40
20 Tj = 175 C Tj = 25 C
0
0
0.4
0.8
VSD (V)
1.2
Fig 17. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values
PSMN8R5-60YS_1
All information provided in this document is subject to legal disclaimers.
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 -- 22 December 2009
10 of 15
NXP Semiconductors
PSMN8R5-60YS
N-channel LFPAK 60 V, 8 m standard level MOSFET
7. Package outline
Plastic single-ended surface-mounted package (LFPAK); 4 leads SOT669
E b2 L1
A c2
A2
C E1 b3
mounting base D1 H D
b4
L2
1
e
2
3
b
1/2
4
wM A c X
e
A A1 C
(A 3)
detail X L yC 0 2.5 scale 5 mm
DIMENSIONS (mm are the original dimensions) UNIT mm A A1 A2 A3 b b2 b3 2.2 2.0 b4 0.9 0.7 c c2 D (1) D1(1) E(1) E1(1) max 5.0 4.8 3.3 3.1 e 1.27 H 6.2 5.8 L 0.85 0.40 L1 1.3 0.8 L2 1.3 0.8 w 0.25 y 0.1 8 0
1.20 0.15 1.10 0.50 4.41 0.25 1.01 0.00 0.95 0.35 3.62
0.25 0.30 4.10 4.20 0.19 0.24 3.80
Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. OUTLINE VERSION SOT669 REFERENCES IEC JEDEC MO-235 JEITA EUROPEAN PROJECTION ISSUE DATE 04-10-13 06-03-16
Fig 18. Package outline SOT669 (LFPAK)
PSMN8R5-60YS_1 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 -- 22 December 2009
11 of 15
NXP Semiconductors
PSMN8R5-60YS
N-channel LFPAK 60 V, 8 m standard level MOSFET
8. Revision history
Table 7. Revision history Release date 20091222 Data sheet status Product data sheet Change notice Supersedes Document ID PSMN8R5-60YS_1
PSMN8R5-60YS_1
All information provided in this document is subject to legal disclaimers.
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 -- 22 December 2009
12 of 15
NXP Semiconductors
PSMN8R5-60YS
N-channel LFPAK 60 V, 8 m standard level MOSFET
9. Legal information
9.1 Data sheet status
Product status[3] Development Qualification Production Definition This document contains data from the objective specification for product development. This document contains data from the preliminary specification. This document contains the product specification.
Document status[1][2] Objective [short] data sheet Preliminary [short] data sheet Product [short] data sheet
[1] [2] [3]
Please consult the most recently issued document before initiating or completing a design. The term 'short data sheet' is explained in section "Definitions". The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URLhttp://www.nxp.com.
9.2
Definitions
Draft-- The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet-- A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification-- The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.
Suitability for use-- NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. Applications-- Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on a weakness or default in the customer application/use or the application/use of customer's third party customer(s) (hereinafter both referred to as "Application"). It is customer's sole responsibility to check whether the NXP Semiconductors product is suitable and fit for the Application planned. Customer has to do all necessary testing for the Application in order to avoid a default of the Application and the product. NXP Semiconductors does not accept any liability in this respect. Quick reference data-- The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Limiting values-- Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale-- NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published athttp://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license-- Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.
9.3
Disclaimers
Limited warranty and liability-- Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with theTerms and conditions of commercial saleof NXP Semiconductors. Right to make changes-- NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.
PSMN8R5-60YS_1
All information provided in this document is subject to legal disclaimers.
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 -- 22 December 2009
13 of 15
NXP Semiconductors
PSMN8R5-60YS
N-channel LFPAK 60 V, 8 m standard level MOSFET
customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.
Export control-- This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. Non-automotive qualified products-- Unless the data sheet of an NXP Semiconductors product expressly states that the product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever
9.4
Trademarks
Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. TrenchMOS-- is a trademark of NXP B.V.
10. Contact information
For more information, please visit:http://www.nxp.com For sales office addresses, please send an email to:salesaddresses@nxp.com
PSMN8R5-60YS_1
All information provided in this document is subject to legal disclaimers.
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 -- 22 December 2009
14 of 15
NXP Semiconductors
PSMN8R5-60YS
N-channel LFPAK 60 V, 8 m standard level MOSFET
11. Contents
1 1.1 1.2 1.3 1.4 2 3 4 5 6 7 8 9 9.1 9.2 9.3 9.4 10 Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . .1 General description . . . . . . . . . . . . . . . . . . . . . .1 Features and benefits . . . . . . . . . . . . . . . . . . . . .1 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . .1 Quick reference data . . . . . . . . . . . . . . . . . . . . .1 Pinning information . . . . . . . . . . . . . . . . . . . . . . .2 Ordering information . . . . . . . . . . . . . . . . . . . . . .2 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . .3 Thermal characteristics . . . . . . . . . . . . . . . . . . .5 Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . .6 Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 11 Revision history . . . . . . . . . . . . . . . . . . . . . . . . .12 Legal information. . . . . . . . . . . . . . . . . . . . . . . .13 Data sheet status . . . . . . . . . . . . . . . . . . . . . . .13 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . .13 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . .14 Contact information. . . . . . . . . . . . . . . . . . . . . .14
Please be aware that important notices concerning this document and the product(s) described herein, have been included in section `Legal information'.
(c) NXP B.V. 2009.
All rights reserved.
For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 22 December 2009 Document identifier: PSMN8R5-60YS_1

▲Up To Search▲

Price & Availability of PSMN8R5-60YS

	To Download PSMN8R5-60YS Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .