 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| ZL30131 OC-192/STM-64 SONET/SDH/10GbE Network Interface Synchronizer Short Form Data Sheet Features * Synchronizes to standard telecom or Ethernet backplane clocks and provides jitter filtered output clocks for SONET/SDH, PDH and Ethernet network interface cards Supports the requirements of ITU-T G.8262 for synchronous Ethernet Equipment slave Clocks (EEC option 1 and 2) Two independent DPLLs provides timing for the transmit path (backplane to line rate) and the receive path (recovered line rate to backplane) Synchronizes to telecom reference clocks (2 kHz, N*8 kHz up to 77.76 MHz, 155.52 MHz) or to Ethernet reference clocks (25 MHz, 50 MHz, 62.5 MHz, 125 MHz) Selectable loop bandwidth of 14 Hz, 28 Hz, 890 Hz, or 0.1 Hz Supports automatic hitless reference switching and short term holdover during loss of reference inputs Generates standard SONET/SDH clock rates (e.g., 19.44 MHz, 38.88 MHz, 77.76 MHz, 155.52 MHz, 622.08 MHz) or Ethernet clock rates (e.g. 25 MHz, 50 MHz, 125 MHz, 156.25 MHz, 312.5 MHz) for synchronizing Ethernet PHYs Programmable output synthesizers (P0, P1) generate telecom clock frequencies from any ref_out osci ref0 ref1 ref2 ref3 ref4 ref5 ref6 ref7 sync0 sync1 sync2 Ref Mon Tx ref0 p1_clk0 p1_clk1 P1 Rx DPLL /N1 /N2 osco diff0_p/n Tx DPLL Input Ports P0 APLL diff1_p/n apll_clk0 apll_clk1 p0_clk0 p0_clk1 p0_fp0 p0_fp1 February 2008 Ordering Information ZL30131GGG 100 Pin CABGA Trays ZL30131GGG2 100 Pin CABGA* Trays *Pb Free Tin/Silver/Copper -40oC to +85oC multiple of 8 kHz up to 100 MHz (e.g., T1/E1, DS3/E3) * * * * Generates several styles of output frame pulses with selectable pulse width, polarity, and frequency Configurable input to output delay and output to output phase alignment Configurable through a serial interface (SPI or I2C) DPLLs can be configured to provide synchronous or asynchronous clock outputs * * * * * * Applications * * * ITU-T G.8262 Line Cards which support 1GbE and 10GbE interfaces SONET line cards up to OC-192 SDH line cards up to STM-64 * ref7 Rx mode hold lock I2C/SPI JTAG Figure 1 - Functional Block Diagram 1 Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2008, Zarlink Semiconductor Inc. All Rights Reserved. ZL30131 Pin Description Pin # Name I/O Type Description Short Form Data Sheet Input Reference C1 B2 A3 C3 B3 B4 C4 A4 B1 A1 A2 ref0 ref1 ref2 ref3 ref4 ref5 ref6 ref7 sync0 sync1 sync2 Iu Input References 7:0 (LVCMOS, Schmitt Trigger). These input references are available to both the Tx DPLL and the Rx DPLL for synchronizing output clocks. All eight input references can lock to any multiple of 8 kHz up to 77.76 MHz including 25 MHz and 50 MHz. Input ref0 and ref1 have additional configurable pre-dividers allowing input frequencies of 62.5 MHz, 125 MHz, and 155.52 MHz. These pins are internally pulled up to Vdd. Iu Frame Pulse Synchronization References 2:0 (LVCMOS, Schmitt Trigger). These are optional frame pulse synchronization inputs associated with input references 0, 1 and 2. These inputs accept frame pulses in a clock format (50% duty cycle) or a basic frame pulse format with minimum pulse width of 5 ns. These pins are internally pulled up to Vdd. Differential Output Clock 0 (LVPECL). When in SONET/SDH mode, this output can be configured to provide any one of the available SONET/SDH clocks (6.48 MHz, 19.44 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MHz, 311.04 MHz, 622.08 MHz). When in Ethernet mode, this output can be configured to provide any of the Ethernet clocks (25 MHz, 50 MHz, 62.5 MHz, 125 MHz, 156.25 MHz, 312.5 MHz). See "Output Clocks and Frame Pulses" section on page 22 more detail on clock frequency settings. Differential Output Clock 1 (LVPECL). When in SONET/SDH mode, this output can be configured to provide any one of the available SONET/SDH clocks (6.48 MHz, 19.44 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MHz, 311.04 MHz, 622.08 MHz). When in Ethernet mode, this output can be configured to provide any of the Ethernet clocks (25 MHz, 50 MHz, 62.5 MHz, 125 MHz, 156.25 MHz, 312.5 MHz). See "Output Clocks and Frame Pulses" section on page 22 more detail on clock frequency settings. APLL Output Clock 0 (LVCMOS). This output can be configured to provide any one of the SONET/SDH clock outputs up to 77.76 MHz or any of the Ethernet clock rates up to 125 MHz. The default frequency for this output is 77.76 MHz. APLL Output Clock 1 (LVCMOS). This output can be configured to provide any one of the SONET/SDH clock outputs up to 77.76 MHz or any of the Ethernet clock rates up to 125 MHz. The default frequency for this output is 19.44 MHz. Programmable Synthesizer 0 - Output Clock 0 (LVCMOS). This output can be configured to provide any frequency with a multiple of 8 kHz up to 100 MHz in addition to 2 kHz. The default frequency for this output is 2.048 MHz. Programmable Synthesizer 0 - Output Clock 1 (LVCMOS). This is a programmable clock output configurable as a multiple or division of the p0_clk0 frequency within the range of 2 kHz to 100 MHz. The default frequency for this output is 8.192 MHz. Programmable Synthesizer 0 - Output Frame Pulse 0 (LVCMOS). This output can be configured to provide virtually any style of output frame pulse associated with the p0 clocks. The default frequency for this frame pulse output is 8 kHz. Output Clocks and Frame Pulses A9 B10 diff0_p diff0_n O A10 B9 diff1_p diff1_n O D10 apll_clk0 O G10 apll_clk1 O K9 p0_clk0 O K7 p0_clk1 O K8 p0_fp0 O 5 Zarlink Semiconductor Inc. ZL30131 Pin # J7 Name p0_fp1 I/O Type O Description Short Form Data Sheet Programmable Synthesizer 0 - Output Frame Pulse 1 (LVCMOS). This output can be configured to provide virtually any style of output frame pulse associated with the p0 clocks. The default frequency for this frame pulse output is 8 kHz Programmable Synthesizer 1 - Output Clock 0 (LVCMOS). This output can be configured to provide any frequency with a multiple of 8 kHz up to 100 MHz in addition to 2 kHz. The default frequency for this output is 1.544 MHz (DS1). Programmable Synthesizer1 - Output Clock 1 (LVCMOS). This is a programmable clock output configurable as a multiple or division of the p1_clk0 frequency within the range of 2 kHz to 100 MHz. The default frequency for this output is 3.088 MHz (2x DS1). Rx DPLL Selected Output Reference (LVCMOS). This is a buffered copy of the output of the reference selector for the Rx DPLL. Switching between input reference clocks at this output is not hitless. J10 p1_clk0 O K10 p1_clk1 O E1 ref_out O Control H5 rst_b I Reset (LVCMOS, Schmitt Trigger). A logic low at this input resets the device. To ensure proper operation, the device must be reset after power-up. Reset should be asserted for a minimum of 300 ns. Tx DPLL Hitless Switching Enable (LVCMOS, Schmitt Trigger). A logic high at this input enables hitless reference switching. A logic low disables hitless reference switching and re-aligns the Tx DPLL's output phase to the phase of the selected reference input. This feature can also be controlled through software registers. This pin is internally pulled up to Vdd. Tx DPLL Mode Select 1:0 (LVCMOS, Schmitt Trigger). During reset, the levels on these pins determine the default mode of operation for the Tx DPLL (Automatic, Normal, Holdover or Freerun). After reset, the mode of operation can be controlled directly with these pins, or by accessing the tx_dpll_modesel register (0x1F) through the serial interface. This pin is internally pulled up to Vdd. Differential Output 0 Enable (LVCMOS, Schmitt Trigger). When set high, the differential LVPECL output 0 driver is enabled. When set low, the differential driver is tristated reducing power consumption. This pin is internally pulled up to Vdd. Differential Output 1 Enable (LVCMOS, Schmitt Trigger). When set high, the differential LVPECL output 1 driver is enabled. When set low, the differential driver is tristated reducing power consumption.This pin is internally pulled up to Vdd. J5 hs_en Iu C2 D2 mode_0 mode_1 Iu K1 diff0_en Iu D3 diff1_en Iu Status H1 lock O Lock Indicator (LVCMOS). This is the lock indicator pin for the Tx DPLL. This output goes high when the Tx DPLL's output is frequency and phase locked to the input reference. Holdover Indicator (LVCMOS). This pin goes high when the Tx DPLL enters the holdover mode. J1 hold O 6 Zarlink Semiconductor Inc. ZL30131 Pin # Name I/O Type Description Short Form Data Sheet Serial Interface E2 sck_scl I/B Clock for Serial Interface (LVCMOS). Serial interface clock. When i2c_en = 0, this pin acts as the sck pin for the serial interface. When i2c_en = 1, this pin acts as the scl pin (bidirectional) for the I2C interface. Serial Interface Input (LVCMOS). Serial interface data pin. When i2c_en = 0, this pin acts as the si pin for the serial interface. When i2c_en = 1, this pin acts as the sda pin (bidirectional) for the I2C interface. Serial Interface Output (LVCMOS). Serial interface data output. When i2c_en = 0, this pin acts as the so pin for the serial interface. When i2c_en = 1, this pin is unused and should be left unconnected. Chip Select for SPI/Address Select 0 for I2C (LVCMOS). When i2c_en = 0, this pin acts as the chip select pin (active low) for the serial interface. When i2c_en = 1, this pin acts as the asel0 pin for the I2C interface. Address Select 1 for I2C (LVCMOS). When i2c_en = 1, this pin acts as the asel1 pin for the I2C interface. Internally pulled up to Vdd. Leave open when not in use. Address Select 2 for I2C (LVCMOS). When i2c_en = 1, this pin acts as the asel2 pin for the I2C interface. Internally pulled up to Vdd. Leave open when not in use. Interrupt Pin (LVCMOS). Indicates a change of device status prompting the processor to read the enabled interrupt service registers (ISR). This pin is an open drain, active low and requires an external pulled-up to Vdd. I2C Interface Enable (LVCMOS). If set high, the I2C interface is enabled, if set low, the SPI interface is enabled. Internally pull-up to Vdd. F1 si_sda I/B G1 so O E3 cs_b_asel0 Iu F3 asel1 Iu F2 asel2 Iu G2 int_b O J2 i2c_en Iu APLL Loop Filter A6 B6 C6 apll_filter filter_ref0 filter_ref1 A A A External Analog PLL Loop Filter terminal. Analog PLL External Loop Filter Reference. Analog PLL External Loop Filter Reference. JTAG and Test J4 tdo O Test Serial Data Out (Output). JTAG serial data is output on this pin on the falling edge of tck. This pin is held in high impedance state when JTAG scan is not enabled. Test Serial Data In (Input). JTAG serial test instructions and data are shifted in on this pin. This pin is internally pulled up to Vdd. If this pin is not used then it should be left unconnected. Test Reset (LVCMOS). Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low on powerup to ensure that the device is in the normal functional state. This pin is internally pulled up to Vdd. If this pin is not used then it should be connected to GND. Test Clock (LVCMOS): Provides the clock to the JTAG test logic. If this pin is not used then it should be pulled down to GND. K2 tdi Iu H4 trst_b Iu K3 tck I 7 Zarlink Semiconductor Inc. ZL30131 Pin # J3 Name tms I/O Type Iu Description Short Form Data Sheet Test Mode Select (LVCMOS). JTAG signal that controls the state transitions of the TAP controller. This pin is internally pulled up to VDD. If this pin is not used then it should be left unconnected. Master Clock K4 osci I Oscillator Master Clock Input (LVCMOS). This input accepts a 20 MHz reference from a clock oscillator (TCXO, OCXO). The stability and accuracy of the clock at this input determines the free-run accuracy and the long term holdover stability of the output clocks. Oscillator Master Clock Output (LVCMOS). This pin must be left unconnected when the osci pin is connected to a clock oscillator. K5 osco O Miscellaneous J6 C5 B5 K6 H10 H7 G3 E10 F10 D1 IC IC Internal Connection. Connect to ground. Internal Connection. Leave unconnected. NC No Connection. Leave Unconnected. Power and Ground D9 E4 G8 G9 J8 J9 H6 H8 E8 F4 A5 A8 C10 B7 B8 H2 VDD P P P P P P P P P P P P P P P P Positive Supply Voltage. +3.3VDC nominal. VCORE AVDD Positive Supply Voltage. +1.8VDC nominal. Positive Analog Supply Voltage. +3.3VDC nominal. AVCORE Positive Analog Supply Voltage. +1.8VDC nominal. 8 Zarlink Semiconductor Inc. ZL30131 Pin # D4 D5 D6 D7 E5 E6 E7 F5 F6 F7 G4 G5 G6 G7 E9 F8 F9 H9 A7 C7 C8 C9 D8 H3 IId Iu OAPG- Short Form Data Sheet Name VSS I/O Type G G G G G G G G G G G G G G G G G G G G G G G G Ground. 0 Volts. Description AVSS Analog Ground. 0 Volts. Input Input, Internally pulled down Input, Internally pulled up Output Analog Power Ground 9 Zarlink Semiconductor Inc. ZL30131 1.0 Pin Diagram TOP VIEW 1 1 2 3 4 5 6 7 8 Short Form Data Sheet 9 10 A sync1 sync2 ref2 ref7 AVDD apll_filter AVSS AVDD diff0_p diff1_p B sync0 ref1 ref4 ref5 IC filter_ref0 AVCORE AVCORE diff1_n diff0_n C ref0 mode_0 ref3 ref6 IC filter_ref1 AVSS AVSS AVSS AVDD D NC mode_1 diff1_en VSS VSS VSS VSS AVSS VDD apll_clk0 E ref_out sck/ scl cs_b/ asel0 VDD VSS VSS VSS VCORE VSS NC F si/ sdh G so int_b NC VSS VSS VSS VSS VDD VDD apll_clk1 asel2 asel1 VCORE VSS VSS VSS VSS VSS NC H lock AVCORE AVSS trst_b rst_b VDD NC VDD VSS IC J hold i2c_en tms tdo hs_en IC p0_fp1 VDD VDD p1_clk0 K diff0_en tdi tck osci osco IC p0_clk1 p0_fp0 p0_clk0 p1_clk1 1 - A1 corner is identified with a dot. 10 Zarlink Semiconductor Inc. ZL30131 2.0 Functional Description Short Form Data Sheet The ZL30131 OC-192/STM-64 PDH/SONET/SDH/10GbE Network Interface Synchronizer is a highly integrated device that provides timing for both PDH/SONET/SDH and Ethernet network interface cards. A functional block diagram is shown in Figure 1. This device is ideally suited for designs that require both a transmit timing path (backplane to PHY) and a receive timing path (PHY to backplane). Each path is controlled with separate DPLLs (Tx DPLL, Rx DPLL) which are both independently configurable through the serial interface (SPI or I2C). A typical application of the ZL30131 is shown in Figure 2. In this application, the ZL30131 translates the 19.44 MHz clock from the telecom rate backplane (system timing bus), translates the frequency to 622.08 MHz or 156.25 MHz for the PHY Tx clock, and filters the jitter to ensure compliance with the related standards. A programmable synthesizer (P0) provides synchronous PDH clocks with multiples of 8 kHz for generating PDH interface clocks. On the receive path, the Rx DPLL and the P1 synthesizer translate the line recovered clock (8 kHz or 25 MHz) from the PHY to the 19.44 MHz telecom backplane (line recovered timing) for the central timing cards. The ZL30131 allows easy integration of Ethernet line rates with today's telecom backplanes. BITS A BITS B Central Timing Card SP PS Central Timing Card XOVER DPLL ZL30121 P S 19.44 MHz 19.44 MHz S DPLL ZL30121 P Line Recovered Timing P A System Timing Bus 19.44 MHz A B B A 19.44 MHz B S Telecom Backplane P1 ZL30131 Tx DPLL ZL30131 Tx DPLL P1 Rx DPLL P0 8 kHz APLL 622.08 MHz APLL 156.25 MHz PHY P0 Rx DPLL 1.544 MHz PHY 1.544 MHz 25 MHz OC-192 Line Card 10GbE Line Card Figure 2 - Typical Application of the ZL30131 11 Zarlink Semiconductor Inc. c Zarlink Semiconductor 2005 All rights reserved. Package Code Previous package codes ISSUE ACN DATE APPRD. For more information about all Zarlink products visit our Web Site at www.zarlink.com Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink. This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request. Purchase of Zarlink's I2C components conveys a licence under the Philips I2C Patent rights to use these components in and I2C System, provided that the system conforms to the I2C Standard Specification as defined by Philips. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright Zarlink Semiconductor Inc. All Rights Reserved. TECHNICAL DOCUMENTATION - NOT FOR RESALE For more information about all Zarlink products visit our Web Site at www.zarlink.com Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink. This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request. Purchase of Zarlink's I2C components conveys a licence under the Philips I2C Patent rights to use these components in and I2C System, provided that the system conforms to the I2C Standard Specification as defined by Philips. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright Zarlink Semiconductor Inc. All Rights Reserved. TECHNICAL DOCUMENTATION - NOT FOR RESALE |
Price & Availability of ZL30131GGG
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |