View EVAL-AD5667REBZ_4304822.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Dual, 12-/14-/16-Bit nanoDACs(R) with 5 ppm/C On-Chip Reference, I2C(R) Interface
AD5627R/AD5647R/AD5667R, AD5627/AD5667
FEATURES
Low power, smallest pin-compatible, dual nanoDACs AD5627R/AD5647R/AD5667R 12-/14-/16-bit On-chip 1.25 V/2.5 V, 5 ppm/C reference AD5627/AD5667 12-/16-bit External reference only 3 mm x 3 mm LFCSP and 10-lead MSOP 2.7 V to 5.5 V power supply Guaranteed monotonic by design Power-on reset to zero scale Per channel power-down Hardware LDAC and CLR functions I2C-compatible serial interface supports standard (100 kHz), fast (400 kHz), and high speed (3.4 MHz) modes
FUNCTIONAL BLOCK DIAGRAMS
VDD GND VREFIN/VREFOUT 1.25V/2.5V REF BUFFER
AD5627R/AD5647R/AD5667R
ADDR INPUT REGISTER DAC REGISTER STRING DAC A
SCL
INTERFACE LOGIC
VOUTA BUFFER
SDA
INPUT REGISTER POWER-ON RESET
DAC REGISTER
STRING DAC B POWER-DOWN LOGIC
VOUTB
LDAC CLR
Figure 1. AD5627R/AD5647R/AD5667R
VDD GND VREFIN
AD5627/AD5667
ADDR BUFFER INPUT REGISTER DAC REGISTER STRING DAC A BUFFER INPUT REGISTER POWER-ON RESET DAC REGISTER STRING DAC B POWER-DOWN LOGIC
06342-002
APPLICATIONS
Process control Data acquisition systems Portable battery-powered instruments Digital gain and offset adjustment Programmable voltage and current sources Programmable attenuators
SCL
INTERFACE LOGIC
VOUTA
VOUTB
SDA
LDAC CLR
Figure 2. AD5627/AD5667
GENERAL DESCRIPTION
The AD5627R/AD5647R/AD5667R, AD5627/AD5667 members of the nanoDAC family are low power, dual, 12-, 14-, 16-bit buffered voltage-out DACs with/without on-chip reference. All devices operate from a single 2.7 V to 5.5 V supply, are guaranteed monotonic by design, and have an I2Ccompatible serial interface. The AD5627R/AD5647R/AD5667R have an on-chip reference. The AD56x7RBCPZ have a 1.25 V, 5 ppm/C reference, giving a full-scale output range of 2.5 V; the AD56x7RBRMZ have a 2.5 V, 5 ppm/C reference, giving a full-scale output range of 5 V. The on-chip reference is off at power-up, allowing the use of an external reference. The internal reference is enabled via a software write. The AD5667 and AD5627 require an external reference voltage to set the output range of the DAC. The AD56x7R/AD56x7 incorporate a power-on reset circuit that ensures the DAC output powers up to 0 V, and remains there until a valid write takes place. The part contains a perchannel power-down feature that reduces the current consumption of the device to 480 nA at 5 V and provides
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.
software-selectable output loads while in power-down mode. The low power consumption of this part in normal operation makes it ideally suited to portable battery-operated equipment. The on-chip precision output amplifier enables rail-to-rail output swing. The AD56x7R/AD56x7 use a 2-wire I2C-compatible serial interface that operates in standard (100 kHz), fast (400 kHz), and high speed (3.4 MHz) modes. Table 1. Related Devices
Part No. AD5663 AD5623R/AD5643R/AD5663R Description 2.7 V to 5.5 V, dual 16-bit DAC, external reference, SPI(R) interface 2.7 V to 5.5 V, dual 12-, 14-, 16-bit DACs, internal reference, SPI interface 2.7 V to 5.5 V, quad 12-, 14-, 16-bit DACs, with/without internal reference, I2C interface
AD5625R/AD5645R/AD5665R, AD5625/AD5665
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 (c)2007 Analog Devices, Inc. All rights reserved.
06342-001
AD5627R/AD5647R/AD5667R, AD5627/AD5667 TABLE OF CONTENTS
Features .............................................................................................. 1 Applications....................................................................................... 1 Functional Block Diagrams............................................................. 1 General Description ......................................................................... 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 AC Characteristics........................................................................ 5 I C Timing Specifications............................................................ 6 Absolute Maximum Ratings............................................................ 8 ESD Caution.................................................................................. 8 Pin Configuration and Function Descriptions............................. 9 Typical Performance Characteristics ........................................... 10 Terminology .................................................................................... 18 Theory of Operation ...................................................................... 20 D/A Section................................................................................. 20 Resistor String ............................................................................. 20 Output Amplifier........................................................................ 20 Internal reference........................................................................ 20 External reference....................................................................... 20
2
Serial Interface ............................................................................ 21 Write Operation.......................................................................... 21 Read Operation........................................................................... 21 High Speed Mode....................................................................... 21 Input Shift Register .................................................................... 23 Multiple Byte Operation............................................................ 23 Broadcast Mode.......................................................................... 23 LDAC Function .......................................................................... 23 Power-Down Modes .................................................................. 25 Power-On Reset and Software Reset ....................................... 26 Clear Pin (CLR) .......................................................................... 26 Internal Reference Setup (R Versions) .................................... 26 Application Information................................................................ 27 Using a Reference as a Power Supply for the AD56x7R/AD56x7 ..................................................................... 27 Bipolar Operation Using the AD56x7R/AD56x7 .................. 27 Power Supply Bypassing and Grounding................................ 27 Outline Dimensions ....................................................................... 28 Ordering Guide .......................................................................... 29
REVISION HISTORY
1/07--Revision 0: Initial Version
Rev. 0 | Page 2 of 32
AD5627R/AD5647R/AD5667R, AD5627/AD5667 SPECIFICATIONS
VDD = 2.7 V to 5.5 V; RL = 2 k to GND; CL = 200 pF to GND; VREFIN = VDD; all specifications TMIN to TMAX, unless otherwise noted. Table 2.
Parameter STATIC PERFORMANCE 2 AD5667R/AD5667 Resolution Relative Accuracy Differential Nonlinearity AD5647R Resolution Relative Accuracy Differential Nonlinearity AD5627R/AD5627 Resolution Relative Accuracy Differential Nonlinearity Zero-Code Error Offset Error Full-Scale Error Gain Error Zero-Code Error Drift Gain Temperature Coefficient DC Power Supply Rejection Ratio DC Crosstalk (External Reference) Min Typ Max Unit Conditions/Comments 1
16 8 12 1
Bits LSB LSB Bits LSB LSB Bits LSB LSB mV mV % of FSR % of FSR V/C ppm dB V V/mA V V V/mA V
Guaranteed monotonic by design
14 2 4 0.5
Guaranteed monotonic by design
12 0.5 2 1 -0.1 2 2.5 -100 15 10 8 25 20 10 1 0.25 10 10 1 1.5
Guaranteed monotonic by design All 0s loaded to DAC register All 1s loaded to DAC register
DC Crosstalk (Internal Reference)
Of FSR/C DAC code = midscale ; VDD = 5 V 10% Due to full-scale output change, RL = 2 k to GND or 2 k to VDD Due to load current change Due to powering down (per channel) Due to full-scale output change, RL = 2 k to GND or 2 k to VDD Due to load current change Due to powering down (per channel)
OUTPUT CHARACTERISTICS 3 Output Voltage Range Capacitive Load Stability DC Output Impedance Short-Circuit Current Power-Up Time REFERENCE INPUTS Reference Current Reference Input Range Reference Input Impedance REFERENCE OUTPUT (LFCSP_WD PACKAGE) Output Voltage Reference TC3 Output Impedance REFERENCE OUTPUT (MSOP PACKAGE) Output Voltage Reference TC3 Output Impedance
0 2 10 0.5 30 4 110 0.75 50
VDD
V nF nF mA s A V k
RL = RL = 2 k VDD = 5 V Coming out of power-down mode; VDD = 5 V VREF = VDD = 5.5 V
130 VDD
1.247 10 7.5 2.495 5 7.5
1.253
V ppm/C k V ppm/C k
At ambient
2.505 10
At ambient
Rev. 0 | Page 3 of 32
AD5627R/AD5647R/AD5667R, AD5627/AD5667
Parameter LOGIC INPUTS (ADDR, CLR, LDAC)3 IIN, Input Current VINL, Input Low Voltage VINH, Input High Voltage CIN, Pin Capacitance VHYST, Input Hysteresis LOGIC INPUTS (SDA, SCL) IIN, Input Current VINL, Input Low Voltage VINH, Input High Voltage CIN, Pin Capacitance VHYST, Input Hysteresis LOGIC OUTPUTS (OPEN-DRAIN) VOL, Output Low Voltage Floating-State Leakage Current Floating-State Output Capacitance POWER REQUIREMENTS VDD IDD (Normal Mode) 4 VDD = 4.5 V to 5.5 V VDD = 2.7 V to 3.6 V VDD = 4.5 V to 5.5 V VDD = 2.7 V to 3.6 V IDD (All Power-Down Modes) 5
1 2
Min
Typ
Max 1 0.15 x VDD
Unit A V V pF pF V A V V pF V V V A pF V mA mA mA mA A
Conditions/Comments 1
0.85 x VDD 2 20 0.1 x VDD 1 0.3 x VDD 0.7 x VDD 2 0.1 x VDD 0.4 0.6 1 2 2.7 0.4 0.35 0.95 0.8 0.48 5.5 0.5 0.45 1.15 0.95 1
ADDR CLR, LDAC
ISINK = 3 mA ISINK = 6 mA
VIH = VDD, VIL = GND Internal reference off Internal reference off Internal reference on Internal reference on VIH = VDD, VIL = GND
Temperature range: B grade: -40C to +105C. Linearity calculated using a reduced code range: AD5567R/AD5667 (Code 512 to Code 65,024); AD5647R (Code 128 to Code 16,256); AD5627R/AD5627 (Code 32 to Code 4064). Output unloaded. 3 Guaranteed by design and characterization, not production tested. 4 Interface inactive. All DACs active. DAC outputs unloaded. 5 All DACs powered down.
Rev. 0 | Page 4 of 32
AD5627R/AD5647R/AD5667R, AD5627/AD5667
AC CHARACTERISTICS
VDD = 2.7 V to 5.5 V; RL = 2 k to GND; CL = 200 pF to GND; VREFIN = VDD; all specifications TMIN to TMAX, unless otherwise noted. 1 Table 3.
Parameter 2 Output Voltage Settling Time AD5627R/AD5627 AD5647R AD5667R/AD5667 Slew Rate Digital-to-Analog Glitch Impulse Digital Feedthrough Reference Feedthrough Digital Crosstalk Analog Crosstalk DAC-to-DAC Crosstalk Multiplying Bandwidth Total Harmonic Distortion Output Noise Spectral Density Output Noise
1 2
Min
Typ 3 3.5 4 1.8 15 0.1 -90 0.1 1 4 1 4 340 -80 120 100 15
Max 4.5 5 7
Unit s s s V/s nV-s nV-s dB nV-s nV-s nV-s nV-s nV-s kHz dB nV/Hz nV/Hz V p-p
Conditions/Comments 3 1/4 to 3/4 scale settling to 0.5 LSB 1/4 to 3/4 scale settling to 0.5 LSB 1/4 to 3/4 scale settling to 2 LSB 1 LSB change around major carry transition VREF = 2 V 0.1 V p-p, frequency 10 Hz to 20 MHz External reference Internal reference External reference Internal reference VREF = 2 V 0.1 V p-p VREF = 2 V 0.1 V p-p, frequency = 10 kHz DAC code = midscale, 1 kHz DAC code = midscale, 10 kHz 0.1 Hz to 10 Hz
Guaranteed by design and characterization, not production tested. See the Terminology section. 3 Temperature range is -40C to +105C, typical @ 25C.
Rev. 0 | Page 5 of 32
AD5627R/AD5647R/AD5667R, AD5627/AD5667
I2C TIMING SPECIFICATIONS
VDD = 2.7 V to 5.5 V; all specifications TMIN to TMAX, fSCL = 3.4 MHz, unless otherwise noted.1 Table 4.
Parameter fSCL3 Conditions2 Standard mode Fast mode High speed mode, CB = 100 pF High speed mode, CB = 400 pF Standard mode Fast mode High speed mode, CB = 100 pF High speed mode, CB = 400 pF Standard mode Fast mode High speed mode, CB = 100 pF High speed mode, CB = 400 pF Standard mode Fast mode High speed mode Standard mode Fast mode High speed mode, CB = 100 pF High speed mode, CB = 400 pF Standard mode Fast mode High speed mode Standard mode Fast mode High speed mode Standard mode Fast mode Standard mode Fast mode High speed mode Standard mode Fast mode High speed mode, CB = 100 pF High speed mode, CB = 400 pF Standard mode Fast mode High speed mode, CB = 100 pF High speed mode, CB = 400 pF Standard mode Fast mode High speed mode, CB = 100 pF High speed mode, CB = 400 pF Standard mode Fast mode High speed mode, CB = 100 pF High speed mode, CB = 400 pF Min Max 100 400 3.4 1.7 Unit kHz kHz MHz MHz s s ns ns s s ns ns ns ns ns s s ns ns s s ns s s ns s s s s ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Description Serial clock frequency
t1
t2
t3
t4
t5
t6
t7 t8
4 0.6 60 120 4.7 1.3 160 320 250 100 10 0 0 0 0 4.7 0.6 160 4 0.6 160 4.7 1.3 4 0.6 160
tHIGH, SCL high time
tLOW, SCL low time
tSU;DAT, data setup time
3.45 0.9 70 150
tHD;DAT, data hold time
tSU;STA, setup time for a repeated start condition
tHD;STA, hold time (repeated) start condition
tBUF, bus free time between a stop and a start condition tSU;STO, setup time for a stop condition
t9
10 20
t10
10 20
t11
10 20
t11A
1000 300 80 160 300 300 80 160 1000 300 40 80 1000 300 80 160
tRDA, rise time of SDA signal
tFDA, fall time of SDA signal
tRCL, rise time of SCL signal
tRCL1, rise time of SCL signal after a repeated start condition and after an acknowledge bit
10 20
Rev. 0 | Page 6 of 32
AD5627R/AD5647R/AD5667R, AD5627/AD5667
Parameter t12 Conditions2 Standard mode Fast mode High speed mode, CB = 100 pF High speed mode, CB = 400 pF Standard mode Fast mode High speed mode Standard mode Fast mode High speed mode Standard mode Fast mode High speed mode Fast mode High speed mode Min Max 300 300 40 80 Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Description tFCL, fall time of SCL signal
t13
t14
10 20 10 10 10 300 300 30 20 20 20 0 0
LDAC pulse width low
Falling edge of 9th SCL clock pulse of last byte of valid write to LDAC falling edge
t15
CLR pulse width low
tSP4
50 10
Pulse width of spike suppressed
1 2
See Figure 3. High speed mode timing specification applies only to the AD5627RBRMZ-2/AD5627BRMZ-2REEL7 and AD5667RBRMZ-2/AD5667BRMZ-2REEL7. CB refers to the capacitance on the bus line. 3 The SDA and SCL timing is measured with the input filters enabled. Switching off the input filters improves the transfer rate but has a negative effect on EMC behavior of the part. 4 Input filtering on the SCL and SDA inputs suppresses noise spikes that are less than 50 ns for fast mode or 10 ns for high speed mode.
t11
SCL
t12
t2 t6 t4 t1 t3 t5 t10
t6
t8 t9
SDA
t7
P S S
t14 t13
P
LDAC*
*ASYNCHRONOUS LDAC UPDATE MODE.
Figure 3. 2-Wire Serial Interface Timing Diagram
Rev. 0 | Page 7 of 32
06342-003
CLR
t15
AD5627R/AD5647R/AD5667R, AD5627/AD5667 ABSOLUTE MAXIMUM RATINGS
TA = 25C, unless otherwise noted. Table 5.
Parameter VDD to GND VOUT to GND VREFIN/VREFOUT to GND Digital Input Voltage to GND Operating Temperature Range, Industrial Storage Temperature Range Junction Temperature (TJ maximum) Power Dissipation JA Thermal Impedance LFCSP_WD Package (4-Layer Board) MSOP Package Reflow Soldering Peak Temperature, Pb-Free Rating -0.3 V to +7 V -0.3 V to VDD + 0.3 V -0.3 V to VDD + 0.3 V -0.3 V to VDD + 0.3 V -40C to +105C -65C to +150C 150C (TJ max - TA)/JA 61C/W 150.4C/W 260C 5C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
ESD CAUTION
Rev. 0 | Page 8 of 32
AD5627R/AD5647R/AD5667R, AD5627/AD5667 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
VOUTA 1 VOUTB 2 GND 3 LDAC 4 CLR 5
AD5627/ AD5667
TOP VIEW (Not to Scale)
10 VREFIN 9 8 7 6
VOUTA 1 VOUTB 2 GND 3 LDAC 4 CLR 5
06342-101
VDD SDA SCL ADDR
AD5627R/ AD5647R/ AD5667R
TOP VIEW (Not to Scale)
10 VREFIN/VREFOUT 9 8 7 6
VDD SDA SCL ADDR
06342-102
EXPOSED PAD TIED TO GND ON LFCSP PACKAGE.
EXPOSED PAD TIED TO GND ON LFCSP PACKAGE.
Figure 4. AD5627/AD5667 Pin Configuration
Figure 5. AD5627R/AD5647R/AD5667R Pin Configuration
Table 6. Pin Function Descriptions
Pin No. 1 2 3 4 5 Mnemonic VOUTA VOUTB GND LDAC CLR Description Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation. Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation. Ground reference point for all circuitry on the part. Pulsing this pin low allows any or all DAC registers to be updated if the inputs have new data. This allows simultaneous updates of all DAC outputs. Alternatively, this pin can be tied permanently low. Asynchronous Clear Input. The CLR input is falling-edge sensitive. While CLR is low, all LDAC pulses are ignored. When CLR is activated, zero scale is loaded to all input and DAC registers. This clears the output to 0 V. The part exits clear code mode on the falling edge of the 9th clock pulse of the last byte of valid write. If CLR is activated during a write sequence, the write is aborted. If CLR is activated during high speed mode the part will exit high speed mode. Three-State Address Input. Sets the two least significant bits (Bit A1, Bit A0) of the 7-bit slave address. Serial Clock Line. This is used in conjunction with the SDA line to clock data into or out of the 24-bit input register. Serial Data Line. This is used in conjunction with the SCL line to clock data into or out of the 24-bit input register. It is a bidirectional, open-drain data line that should be pulled to the supply with an external pull-up resistor. Power Supply Input. These parts can be operated from 2.7 V to 5.5 V, and the supply should be decoupled with a 10 F capacitor in parallel with a 0.1 F capacitor to GND. The AD56x7R have a common pin for reference input and reference output. When using the internal reference, this is the reference output pin. When using an external reference, this is the reference input pin. The default for this pin is as a reference input. (The internal reference and reference output are only available on R suffix versions.) The AD56x7 has a reference input pin only.
6 7 8 9 10
ADDR SCL SDA VDD VREFIN/VREFOUT
Rev. 0 | Page 9 of 32
AD5627R/AD5647R/AD5667R, AD5627/AD5667 TYPICAL PERFORMANCE CHARACTERISTICS
10 8 6
DNL ERROR (LSB)
VDD = VREF = 5V TA = 25C
1.0 0.8 0.6 0.4 0.2 0 -0.2 -0.4 -0.6 -0.8
06342-005
VDD = VREF = 5V TA = 25C
INL ERROR (LSB)
4 2 0 -2 -4 -6 -8 -10 0 5k 10k 15k 20k 25k 30k 35k 40k 45k 50k 55k 60k 65k CODE
0
10k
20k
30k CODE
40k
50k
60k
Figure 6. AD5667 INL, External Reference
Figure 9. AD5667 DNL, External Reference
4 3 2 1 0 -1 -2 -3
VDD = VREF = 5V TA = 25C
0.5 0.4 0.3 VDD = VREF = 5V TA = 25C
DNL ERROR (LSB)
INL ERROR (LSB)
0.2 0.1 0 -0.1 -0.2 -0.3 -0.4
06342-006
0
2500
5000
7500 10000 CODE
12500
15000
0
2500
5000
7500 10000 CODE
12500
15000
Figure 7. AD5647R INL, External Reference
Figure 10. DNL AD5647R, External Reference
1.0
VDD = VREF = 5V 0.8 TA = 25C 0.6
0.20 0.15 0.10
DNL ERROR (LSB)
VDD = VREF = 5V TA = 25C
0.4
INL ERROR (LSB)
0.2 0 -0.2 -0.4 -0.6 -0.8
06342-100
0.05 0 -0.05 -0.10 -0.15
06342-009
-1.0
0
500
1000
1500
2000 2500 CODE
3000
3500
4000
-0.20
0
500
1000
1500
2000 2500 CODE
3000
3500
4000
Figure 8. AD5627 INL, External Reference
Figure 11. AD5627 DNL, External Reference
Rev. 0 | Page 10 of 32
06342-008
-4
-0.5
06342-007
-1.0
AD5627R/AD5647R/AD5667R, AD5627/AD5667
10 8 6 VDD = 5V VREFOUT = 2.5V TA = 25C
1.0 0.8 0.6
DNL ERROR (LSB)
VDD = 5V VREFOUT = 2.5V TA = 25C
INL ERROR (LSB)
4 2 0 -2 -4 -6 -8 -10
0.4 0.2 0 -0.2 -0.4 -0.6 -0.8 -1.0
0 5000 10000 15000 20000 25000 30000 35000 40000 45000 50000 55000 60000
0
10000
15000
20000
25000
30000
35000
40000
45000
50000
55000
60000
65000
65000
5000
06342-010
CODE
CODE
Figure 12. AD5667R INL, 2.5 V Internal Reference
Figure 15. AD5667R DNL, 2.5 V Internal Reference
4 3 2 1 0 -1 -2 -3 -4 VDD = 5V VREFOUT = 2.5V TA = 25C
0.5 0.4 0.3 VDD = 5V VREFOUT = 2.5V TA = 25C
DNL ERROR (LSB)
INL ERROR (LSB)
0.2 0.1 0 -0.1 -0.2 -0.3 -0.4
0
1250
2500
3750
5000
6250
7500
8750
10000
11250
12500
13750
15000
16250
-0.5
0
1250
2500
3750
5000
6250
7500
8750
10000
11250
12500
13750
15000
06342-011
16250
4000
CODE
CODE
Figure 13. AD5647R INL, 2.5 V Internal Reference
Figure 16. AD5647R DNL, 2.5 V Internal Reference
1.0 0.8 0.6
INL ERROR (LSB)
0.20
VDD = 5V VREFOUT = 2.5V TA = 25C
0.15 0.10
VDD = 5V VREFOUT = 2.5V TA = 25C
DNL ERROR (LSB)
0.4 0.2 0 -0.2 -0.4 -0.6 -0.8
06342-012
0.05 0 -0.05 -0.10 -0.15
06342-015
-1.0
0
500
1000
1500
2000 2500 CODE
3000
3500
4000
-0.20
0
500
1000
1500
2000 2500 CODE
3000
3500
Figure 14. AD5627R INL, 2.5 V Internal Reference
Figure 17. AD5627R DNL, 2.5 V Internal Reference
Rev. 0 | Page 11 of 32
06342-014
06342-013
AD5627R/AD5647R/AD5667R, AD5627/AD5667
10 8 6 VDD = 3V VREFOUT = 1.25V TA = 25C 1.0 0.8 0.6 VDD = 3V VREFOUT = 1.25V TA = 25C
2 0 -2 -4 -6 -8 -10
DNL ERROR (LSB)
INL ERROR (LSB)
4
0.4 0.2 0 -0.2 -0.4 -0.6 -0.8 -1.0
0
5000
0
10000
15000
20000
25000
30000
35000
40000
45000
50000
55000
60000
65000
5000
10000
15000
20000
25000
30000
35000
40000
45000
50000
55000
60000
06342-016
65000
CODE
CODE
Figure 18. AD5667R INL,1.25 V Internal Reference
Figure 21. AD5667R DNL,1.25 V Internal Reference
4 3 2 1 0 -1 -2 VDD = 3V VREFOUT = 1.25V TA = 25C
0.5 0.4 0.3 VDD = 3V VREFOUT = 1.25V TA = 25C
DNL ERROR (LSB)
INL ERROR (LSB)
0.2 0.1 0 -0.1 -0.2 -0.3
-3 -4
-0.4 -0.5
0
1250
2500
3750
5000
6250
7500
8750
0
1250
2500
3750
5000
6250
7500
10000
11250
12500
13750
15000
16250
8750
10000
11250
12500
13750
15000
06342-017
16250
CODE
CODE
Figure 19. AD5647R INL, 1.25 V Internal Reference
1.0 0.8 0.6 VDD = 3V VREFOUT = 1.25V TA = 25C 0.20 0.15 0.10
Figure 22. AD5647R DNL,1.25 V Internal Reference
VDD = 3V VREFOUT = 1.25V TA = 25C
DNL ERROR (LSB)
INL ERROR (LSB)
0.4 0.2 0 -0.2 -0.4 -0.6 -0.8
06342-018
0.05 0 -0.05 -0.10 -0.15
06342-021
-1.0 0 500 1000 1500 2000 2500 CODE 3000 3500 4000
-0.20 0 500 1000 1500 2000 2500 CODE 3000 3500 4000
Figure 20. AD5627R INL,1.25 V Internal Reference
Figure 23. AD5627R DNL, 1.25 V Internal Reference
Rev. 0 | Page 12 of 32
06342-020
06342-019
AD5627R/AD5647R/AD5667R, AD5627/AD5667
8 6 VDD = VREF = 5V 4 -0.06
ERROR (LSB)
0 MAX INL -0.02 -0.04 VDD = 5V
GAIN ERROR
2 MAX DNL 0 -2 -4 MIN INL -6
06342-022
ERROR (% FSR)
-0.08 -0.10 -0.12 -0.14 -0.16 -0.18 FULL-SCALE ERROR
MIN DNL
-20
0
20 40 60 TEMPERATURE (C)
80
100
-20
0
20 40 60 TEMPERATURE (C)
80
100
Figure 24. INL Error and DNL Error vs. Temperature
10 8 6 4
ERROR (LSB)
Figure 27. Gain Error and Full-Scale Error vs. Temperature
1.5
MAX INL
1.0 0.5
ERROR (mV)
ZERO-SCALE ERROR
VDD = 5V TA = 25C MAX DNL
2 0 -2 -4 MIN DNL
0 -0.5 -1.0 -1.5
-6 -8 -10 0.75 1.25 1.75 2.25 2.75 3.25 VREF (V) 3.75 MIN INL
OFFSET ERROR -2.0
06342-023 06342-026 06342-027
4.25
4.75
-2.5 -40
-20
0
20 40 60 TEMPERATURE (C)
80
100
Figure 25. INL and DNL Error vs. VREF
8 6 TA = 25C 4
ERROR (LSB)
Figure 28. Zero-Scale Error and Offset Error vs. Temperature
1.0
MAX INL
0.5 GAIN ERROR
ERROR (% FSR)
2 MAX DNL 0 -2 -4 MIN INL -6
06342-024
0 FULL-SCALE ERROR -0.5
MIN DNL
-1.0
-1.5
-8 2.7
3.2
3.7
4.2 VDD (V)
4.7
5.2
-2.0 2.7
3.2
3.7
4.2 VDD (V)
4.7
5.2
Figure 26. INL and DNL Error vs. Supply
Figure 29. Gain Error and Full-Scale Error vs. Supply
Rev. 0 | Page 13 of 32
06342-025
-8 -40
-0.20 -40
AD5627R/AD5647R/AD5667R, AD5627/AD5667
1.0 TA = 25C 0.5 0
ERROR (mV)
0.5 0.4
ZERO-SCALE ERROR
DAC LOADED WITH FULL-SCALE SOURCING CURRENT
DAC LOADED WITH ZERO-SCALE SINKING CURRENT
0.3
ERROR VOLTAGE (V)
0.2 0.1 0 -0.1 -0.2 -0.3 VDD = 5V VREFOUT = 2.5V VDD = 3V VREFOUT = 1.25V
-0.5 -1.0 -1.5 -2.0 -2.5 2.7
OFFSET ERROR
06342-028
-0.4 -8 -6 -4 -2 0 2 CURRENT (mA) 4 6 8 10
06342-031 06342-047 06342-046
3.2
3.7
4.2 VDD (V)
4.7
5.2
-0.5 -10
Figure 30. Zero-Scale Error and Offset Error vs. Supply
18 16 14
NUMBER OF DEVICES
Figure 33. Headroom at Rails vs. Source and Sink
6 5 4 3 2 1/4 SCALE 1 VDD = 5V VREFOUT = 2.5V TA = 25C FULL SCALE
VDD = 3.6V VDD = 5.5V
3/4 SCALE
12 10 8 6 4 2
0.30 0.32 0.34 0.36 0.38 IDD (mA) 0.40 0.42 0.44
06342-029
VOUT (V)
MIDSCALE
0 -1 -30
ZERO SCALE
0
-20
-10
0 10 CURRENT (mA)
20
30
Figure 31. IDD Histogram with External Reference
Figure 34. AD56x7R with 2.5 V Reference, Source and Sink Capability
14
VREFOUT = 1.25V
VDD = 3.6V VDD = 5.5V
4 VDD = 3V VREFOUT = 1.25V TA = 25C FULL SCALE 3/4 SCALE MIDSCALE 1 1/4 SCALE
12
NUMBER OF DEVICES
3
10 8 6 4
0 2
VREFOUT = 2.5V
VOUT (V)
2 0
-1 -30
ZERO SCALE
0.74 0.75 0.76 0.77 0.78 0.79 0.80 0.81 0.82 0.83 0.84 0.85 0.86 0.87 0.88 0.89 0.90 0.91 0.92 0.93 0.94 0.95 0.96 0.97 0.98 0.99 1.00 1.01 1.02 1.03 1.04
IDD (mA)
Figure 32. IDD Histogram with Internal Reference
06342-030
-20
-10
0 10 CURRENT (mA)
20
30
Figure 35. AD56x7R with 1.25 V Reference, Source and Sink Capability
Rev. 0 | Page 14 of 32
AD5627R/AD5647R/AD5667R, AD5627/AD5667
0.9 TA = 25C 0.8 0.7 0.6
IDD (mA)
VDD = 5V, VREFOUT = 2.5V VDD = VREF = 5V TA = 25C FULL-SCALE CODE CHANGE 0x0000 TO 0xFFFF OUTPUT LOADED WITH 2k AND 200pF TO GND
0.5 0.4 0.3 0.2
VDD = VREF = 5V
VOUT = 909mV/DIV 1
0.1 10512 20512 30512 40512 CODE 50512 60512
06342-060
0 512
TIME BASE = 4s/DIV
Figure 36. Supply Current vs. Code
0.40 0.35 0.30 0.25
IDD (mA)
Figure 39. Full-Scale Settling Time, 5 V
VDD = VREF = 5V TA = 25C
0.20
VDD
0.15 0.10 0.05
06342-061
1
2 VOUT
MAX(C2) 420.0mV
3.7 4.2 4.7 SUPPLY VOLTAGE (V)
5.2
CH1 2.0V
CH2 500mV
M100s 125MS/s A CH1 1.28V
8.0ns/pt
Figure 37. Supply Current vs. Supply Voltage
0.45 0.40 0.35 0.30
IDD (mA)
Figure 40. Power-On Reset to 0 V
SYNC
VDD = VREFIN = 5V
1 3 SLCK
VDD = VREFIN = 3V
0.25 0.20 0.15 0.10 0.05
06342-063
VOUT 2
VDD = 5V
0 -40
-20
0
20 40 60 TEMPERATURE (C)
80
100
CH1 5.0V CH3 5.0V
CH2 500mV
M400ns
A CH1
1.4V
Figure 38. Supply Current vs. Temperature
Figure 41. Exiting Power-Down to Midscale
Rev. 0 | Page 15 of 32
06342-050
06342-049
TA = 25C 0 2.7 3.2
06342-048
AD5627R/AD5647R/AD5667R, AD5627/AD5667
2.538 2.537 2.536 2.535 2.534 2.533 2.532 2.531 2.530 2.529 2.528 2.527 2.526 2.525 2.524 2.523 2.522 2.521 VDD = VREF = 5V TA = 25C 5ns/SAMPLE NUMBER GLITCH IMPULSE = 9.494nV 1LSB CHANGE AROUND MIDSCALE (0x8000 TO 0x7FFF)
2V/DIV
VDD = VREF = 5V TA = 25C DAC LOADED WITH MIDSCALE
VOUT (V)
1
06342-058
0
50
100
150
200 250 300 350 SAMPLE NUMBER
400
450
512
4s/DIV
Figure 42. Digital-to-Analog Glitch Impulse (Negative)
2.498 2.497 2.496 2.495 2.494 2.493 2.492 2.491
Figure 45. 0.1 Hz to 10 Hz Output Noise Plot, External Reference
VDD = VREF = 5V TA = 25C 5ns/SAMPLE NUMBER ANALOG CROSSTALK = 0.424nV
VDD = 5V VREFOUT = 2.5V TA = 25C DAC LOADED WITH MIDSCALE
VOUT (V)
10V/DIV
1
0
50
100
150
200 250 300 350 SAMPLE NUMBER
400
450
512
06342-059
5s/DIV
Figure 43. Analog Crosstalk, External Reference
Figure 46. 0.1 Hz to 10 Hz Output Noise Plot, 2.5 V Internal Reference
0
50
100
150
200 250 300 350 SAMPLE NUMBER
400
450
512
06342-062
4s/DIV
Figure 44. Analog Crosstalk, Internal Reference
Figure 47. 0.1 Hz to 10 Hz Output Noise Plot,1.25 V Internal Reference
Rev. 0 | Page 16 of 32
06342-053
2.496 2.494 2.492 2.490 2.488 2.486 2.484 2.482 2.480 2.478 2.476 2.474 2.472 2.470 2.468 2.466 2.464 2.462 2.460 2.458 2.456
VDD = 3V VREFOUT = 1.25V TA = 25C DAC LOADED WITH MIDSCALE
VOUT (V)
5V/DIV
1
VDD = 5V VREFOUT = 2.5V TA = 25C 5ns/SAMPLE NUMBER ANALOG CROSSTALK = 4.462nV
06342-052
06342-051
AD5627R/AD5647R/AD5667R, AD5627/AD5667
800 700
OUTPUT NOISE (nV/Hz)
16
TA = 25C MIDSCALE LOADED
14
VREF = VDD TA = 25C
600 500
TIME (s)
12
VDD = 3V
400 300 200 100 0 100 VDD = 3V VREFOUT = 1.25V
06342-054
10
VDD = 5V VREFOUT = 2.5V
8
VDD = 5V
6
1k
10k FREQUENCY (Hz)
100k
1M
0
1
2
3
4 5 6 7 CAPACITANCE (nF)
8
9
10
Figure 48. Noise Spectral Density, Internal Reference
-20 -30 -40 -50
5 0 -5 -10 -15 -20 -25 -30 -35
06342-055
Figure 50. Settling Time vs. Capacitive Load
VDD = 5V TA = 25C DAC LOADED WITH FULL SCALE VREF = 2V 0.3V p-p
VDD = 5V TA = 25C
(dB)
-60 -70 -80 -90 -100
(dB)
2k
4k 6k FREQUENCY (Hz)
8k
10k
100k 1M FREQUENCY (Hz)
10M
Figure 49. Total Harmonic Distortion
Figure 51. Multiplying Bandwidth
Rev. 0 | Page 17 of 32
06342-057
-40 10k
06342-056
4
AD5627R/AD5647R/AD5667R, AD5627/AD5667 TERMINOLOGY
Relative Accuracy or Integral Nonlinearity (INL) For the DAC, relative accuracy or integral nonlinearity is a measurement of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function. Differential Nonlinearity (DNL) Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of 1 LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. Zero-Code Error Zero-code error is a measurement of the output error when zero scale (0x0000) is loaded to the DAC register. Ideally, the output should be 0 V. The zero-code error is always positive in the AD5667R because the output of the DAC cannot go below 0 V due to a combination of the offset errors in the DAC and the output amplifier. Zero-code error is expressed in mV. Full-Scale Error Full-scale error is a measurement of the output error when fullscale code (0xFFFF) is loaded to the DAC register. Ideally, the output should be VDD - 1 LSB. Full-scale error is expressed in % of full-scale range (FSR). Gain Error Gain error is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from ideal expressed in % of FSR. Zero-Code Error Drift Zero-code error drift is a measurement of the change in zerocode error with a change in temperature. It is expressed in V/C. Gain Temperature Coefficient Gain temperature coefficient is a measurement of the change in gain error with changes in temperature. It is expressed in ppm of FSR/C. Offset Error Offset error is a measure of the difference between VOUT (actual) and VOUT (ideal) expressed in mV in the linear region of the transfer function. Offset error is measured on the AD5667R with code 512 loaded in the DAC register. It can be negative or positive. DC Power Supply Rejection Ratio (PSRR) DC PSRR indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in VOUT to a change in VDD for full-scale output of the DAC. It is measured in dB. VREF is held at 2 V and VDD is varied by 10%. Output Voltage Settling Time Output voltage settling time is the amount of time it takes for the output of a DAC to settle to a specified level for a 1/4 to 3/4 full-scale input change and is measured from the rising edge of the stop condition. Digital-to-Analog Glitch Impulse Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nV-s, and is measured when the digital input code is changed by 1 LSB at the major carry transition (0x7FFF to 0x8000) (see Figure 42). Digital Feedthrough Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but is measured when the DAC output is not updated. It is specified in nV-s, and measured with a full-scale code change on the data bus, that is, from all 0s to all 1s and vice versa. Reference Feedthrough Reference feedthrough is the ratio of the amplitude of the signal at the DAC output to the reference input when the DAC output is not being updated. It is expressed in dB. Output Noise Spectral Density Output noise spectral density is a measurement of the internally generated random noise. Random noise is characterized as a spectral density. It is measured by loading the DAC to midscale and measuring noise at the output. It is measured in nV/Hz. A plot of noise spectral density can be seen in Figure 48. DC Crosstalk DC crosstalk is the dc change in the output level of one DAC in response to a change in the output of another DAC. It is measured with a full-scale output change on one DAC (or soft power-down and power-up) while monitoring another DAC kept at midscale. It is expressed in V. DC crosstalk due to load current change is a measure of the impact that a change in load current on one DAC has to another DAC kept at midscale. It is expressed in V/mA. Digital Crosstalk Digital crosstalk is the glitch impulse transferred to the output of one DAC at midscale in response to a full-scale code change (all 0s to all 1s and vice versa) in the input register of another DAC. It is measured in standalone mode and is expressed in nV-s.
Rev. 0 | Page 18 of 32
AD5627R/AD5647R/AD5667R, AD5627/AD5667
Analog Crosstalk Analog crosstalk is the glitch impulse transferred to the output of one DAC due to a change in the output of another DAC. It is measured by loading one of the input registers with a full-scale code change (all 0s to all 1s and vice versa), then executing a software LDAC and monitoring the output of the DAC whose digital code was not changed. The area of the glitch is expressed in nV-s. DAC-to-DAC Crosstalk DAC-to-DAC crosstalk is the glitch impulse transferred to the output of one DAC due to a digital code change and subsequent analog output change of another DAC. It is measured by loading the attack channel with a full-scale code change (all 0s to all 1s and vice versa) with LDAC low while monitoring the output of the victim channel that is at midscale. The energy of the glitch is expressed in nV-s. Multiplying Bandwidth The multiplying bandwidth is a measure of the finite bandwidth of the amplifiers within the DAC. A sine wave on the reference (with full-scale code loaded to the DAC) appears on the output. The multiplying bandwidth is the frequency at which the output amplitude falls to 3 dB below the input. Total Harmonic Distortion (THD) THD is the difference between an ideal sine wave and its attenuated version using the DAC. The sine wave is used as the reference for the DAC, and the THD is a measurement of the harmonics present on the DAC output. It is measured in dB.
Rev. 0 | Page 19 of 32
AD5627R/AD5647R/AD5667R, AD5627/AD5667 THEORY OF OPERATION
D/A SECTION
The AD56x7R/AD56x7 DACs are fabricated on a CMOS process. The architecture consists of a string DAC followed by an output buffer amplifier. Figure 52 shows a block diagram of the DAC architecture.
VDD REF (+) DAC REGISTER RESISTOR STRING REF (-) OUTPUT AMPLIFIER GAIN = +2 VOUT
R
R
R
TO OUTPUT AMPLIFIER
R
06342-032
GND
Because the input coding to the DAC is straight binary, the ideal output voltage when using an external reference is given by
Figure 53. Resistor String
D VOUT = VREFIN x N 2
The ideal output voltage when using the internal reference is given by
INTERNAL REFERENCE
The AD5627R/AD5647R/AD5667R feature an on-chip reference. Versions without the R suffix require an external reference. The on-chip reference is off at power-up and is enabled via a write to a control register. See the Internal Reference Setup section for details. Versions packaged in a 10-lead LFCSP package have a 1.25 V reference, giving a full-scale output of 2.5 V. These parts can be operated with a VDD supply of 2.7 V to 5.5 V. Versions packaged in a 10-lead MSOP package have a 2.5 V reference, giving a fullscale output of 5 V. The parts are functional with a VDD supply of 2.7 V to 5.5 V, but with a VDD supply of less than 5 V, the output is clamped to VDD. See the Ordering Guide for a full list of models. The internal reference associated with each part is available at the VREFOUT pin. A buffer is required if the reference output is used to drive external loads. When using the internal reference, it is recommended that a 100 nF capacitor be placed between the reference output and GND for reference stability.
D VOUT = 2 x VREFOUT x N 2
where: D is the decimal equivalent of the binary code that is loaded to the DAC register: 0 to 4095 for AD5627R/AD5627 (12-bit). 0 to 16,383 for AD5647R (14-bit). 0 to 65,535 for AD5667R/AD5667 (16-bit). N is the DAC resolution.
RESISTOR STRING
The resistor string is shown in Figure 53. It is simply a string of resistors, each of value R. The code loaded to the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. Because it is a string of resistors, it is guaranteed monotonic.
EXTERNAL REFERENCE
The AD5627/AD5667 require an external reference, which is applied at the VREFIN pin. The VREFIN pin on the AD56x7R allows the use of an external reference if the application requires it. The default condition of the on-chip reference is off at powerup. All devices can be operated from a single 2.7 V to 5.5 V supply.
OUTPUT AMPLIFIER
The output buffer amplifier can generate rail-to-rail voltages on its output, which gives an output range of 0 V to VDD. It can drive a load of 2 k in parallel with 1000 pF to GND. The source and sink capabilities of the output amplifier can be seen in Figure 33 and Figure 34. The slew rate is 1.8 V/s with a 1/4 to 3/4 full-scale settling time of 7 s.
Rev. 0 | Page 20 of 32
06342-033
Figure 52. DAC Architecture
R
AD5627R/AD5647R/AD5667R, AD5627/AD5667
SERIAL INTERFACE
The AD56x7R/AD56x7 have 2-wire I C-compatible serial interfaces (refer to I2C-Bus Specification, Version 2.1, January 2000, available from Philips Semiconductor). The AD56x7R/AD56x7 can be connected to an I2C bus as a slave device, under the control of a master device. See Figure 3 for a timing diagram of a typical write sequence. The AD56x7R/AD56x7 support standard (100 kHz), fast (400 kHz), and high speed (3.4 MHz) data transfer modes. High speed operation is only available on select models. See the Ordering Guide for a full list of models. Support is not provided for 10-bit addressing and general call addressing. The AD56x7R/AD56x7 each have a 7-bit slave address. The five MSBs are 00011 and the two LSBs (A1, A0) are set by the state of the ADDR address pin. The facility to make hardwired changes to ADDR allows the user to incorporate up to three of these devices on one bus, as outlined in Table 7. Table 7. Device Address Selection
ADDR Pin Connection VDD No Connection GND A1 0 1 1 A0 0 0 1
2
WRITE OPERATION
When writing to the AD56x7R/AD56x7, the user must begin with a start command followed by an address byte (R/W= 0), after which the DAC acknowledges that it is prepared to receive data by pulling SDA low. The AD56x7R/AD56x7 requires two bytes of data for the DAC and a command byte that controls various DAC functions. Three bytes of data must therefore be written to the DAC, the command byte followed by the most significant data byte and the least significant data byte, as shown in Figure 54. All these data bytes are acknowledged by the AD56x7R/AD56x7. A stop condition follows.
READ OPERATION
When reading data back from the AD56x7R/AD56x7, the user begins with a start command followed by an address byte (R/W = 1), after which the DAC acknowledges that it is prepared to transmit data by pulling SDA low. Three bytes of data are then read from the DAC, which are acknowledged by the master, as shown in Figure 55. A stop condition follows.
HIGH SPEED MODE
The AD5627RBRMZ and the AD5667RBRMZ offer high speed serial communication with a clock frequency of 3.4 MHz. See the Ordering Guide for details. High speed mode communication commences after the master addresses all devices connected to the bus with the Master Code 00001XXX to indicate that a high speed mode transfer is to begin (see Figure 56). No device connected to the bus is permitted to acknowledge the high speed master code. Therefore, the code is followed by a no acknowledge. The master must then issue a repeated start followed by the device address. The selected device then acknowledges its address. All devices continue to operate in high speed mode until the master issues a stop condition. When the stop condition is issued, the devices return to standard/fast mode. The part also returns to standard/fast mode when CLR is activated while the part is in high speed mode.
The 2-wire serial bus protocol operates as follows: 1. The master initiates data transfer by establishing a start condition when a high-to-low transition on the SDA line occurs while SCL is high. The following byte is the address byte, which consists of the 7-bit slave address. The slave address corresponding to the transmitted address responds by pulling SDA low during the 9th clock pulse (this is termed the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to, or read from, its shift register. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL. When all data bits have been read or written, a stop condition is established. In write mode, the master pulls the SDA line high during the 10th clock pulse to establish a stop condition. In read mode, the master issues a no acknowledge for the 9th clock pulse (that is, the SDA line remains high). The master then brings the SDA line low before the 10th clock pulse, and then high during the 10th clock pulse to establish a stop condition.
2.
3.
Rev. 0 | Page 21 of 32
AD5627R/AD5647R/AD5667R, AD5627/AD5667
1 SCL 9 1 9
SDA START BY MASTER
0
0
0
1
1
A1
A0
R/W ACK. BY AD56x7
DB23
DB22 DB21 DB20 DB19 DB18
DB17
DB16 ACK. BY AD56x7
FRAME 1 SLAVE ADDRESS 1 SCL (CONTINUED) 9 1
FRAME 2 COMMAND BYTE 9
SDA (CONTINUED)
DB15 DB14
DB13 DB12
DB11 DB10
DB9
DB8 ACK. BY AD56x7
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0 ACK. BY STOP BY AD56x7 MASTER
Figure 54. I2C Write Operation
1 SCL
9
1
9
SDA START BY MASTER
0
0
0
1
1
A1
A0
R/W ACK. BY AD56x7
DB23
DB22 DB21 DB20 DB19 DB18
DB17
DB16 ACK. BY MASTER
FRAME 1 SLAVE ADDRESS 1 SCL (CONTINUED) 9 1
FRAME 2 COMMAND BYTE 9
SDA (CONTINUED)
DB15 DB14
DB13 DB12
DB11 DB10
DB9
DB8 ACK. BY MASTER
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0 NO ACK. STOP BY MASTER
Figure 55. I2C Read Operation
FAST MODE 1 SCL 9 1
HIGH-SPEED MODE 9
SDA START BY MASTER
0
0
0
0
1
X
X
X NO ACK SR
0
0
0
1
1
A1
A0
R/W ACK. BY AD56x7
HS-MODE MASTER CODE
SERIAL BUS ADDRESS BYTE
Figure 56. Placing the AD5627RBRMZ-2/AD5667RBRMZ-2 in High Speed Mode
Rev. 0 | Page 22 of 32
06342-105
06342-104
FRAME 3 MOST SIGNIFICANT DATA BYTE
FRAME 4 LEAST SIGNIFICANT DATA BYTE
06342-103
FRAME 3 MOST SIGNIFICANT DATA BYTE
FRAME 4 LEAST SIGNIFICANT DATA BYTE
AD5627R/AD5647R/AD5667R, AD5627/AD5667
INPUT SHIFT REGISTER
The input shift register is 24 bits wide. Data is loaded into the device as a 24-bit word under the control of a serial clock input, SCL. The timing diagram for this operation is shown in Figure 3. The 8 MSBs make up the command byte. DB23 is reserved and should always be set to 0 when writing to the device. DB22 (S) is used to select multiple byte operation The next three bits are the command bits (C2, C1, C0) that control the mode of operation of the device. See Table 8 for details. The last 3 bits of first byte are the address bits (A2, A1, A0). See Table 9 for details. The rest of the bits are the 16-, 14-, 12-bit data word. The data word comprises the 16-, 14-, 12-bit input code followed by two or four don't cares for the AD5647R and the AD5627R/AD5627, respectively (see Figure 59 through Figure 61). Table 9. DAC Address Command
A2 0 0 1 A1 0 0 1 A0 0 1 1 ADDRESS (n) DAC A DAC B Both DACs
LDAC FUNCTION
The AD56x7R/AD56x7 DACs have double-buffered interfaces consisting of two banks of registers, input registers and DAC registers. The input registers are connected directly to the input shift register, and the digital code is transferred to the relevant input register on completion of a valid write sequence. The DAC registers contain the digital codes used by the resistor strings. Access to the DAC registers is controlled by the LDAC pin. When the LDAC pin is high, the DAC registers are latched and the input registers can change state without affecting the contents of the DAC registers. When LDAC is brought low, however, the DAC registers become transparent and the contents of the input registers are transferred to them. The doublebuffered interface is useful if the user requires simultaneous updating of all DAC outputs. The user can write to one of the input registers individually and then, by bringing LDAC low when writing to the other DAC input register, all outputs update simultaneously. These parts each contain an extra feature whereby a DAC register is not updated unless its input register has been updated since the last time LDAC was brought low. Normally, when LDAC is brought low, the DAC registers are filled with the contents of the input registers. In the case of the AD56x7R/AD56x7, the DAC register updates only if the input register has changed since the last time the DAC register was updated, thereby removing unnecessary digital crosstalk. The outputs of all DACs can be simultaneously updated, using the hardware LDAC pin.
MULTIPLE BYTE OPERATION
Multiple byte operation is supported on the AD56x7R/AD56x7. A 2-byte operation is useful for applications that require fast DAC updating and do not need to change the command byte. The S bit (DB22) in the command register can be set to 1 for 2byte mode of operation (see Figure 57). For standard 3-byte and 4-byte operation, the S bit (DB22) in the command byte should be set to 0 (see Figure 58).
BROADCAST MODE
Broadcast addressing is supported on the AD56x7R/AD56x7. Broadcast addressing can be used to synchronously update or power down multiple AD56x7R/AD56x7 devices. Using the broadcast address, the AD56x7R/AD56x7 responds regardless of the states of the address pins. Broadcast is supported only in write mode. The AD56x7R/AD56x7 broadcast address is 00010000. Table 8. Command Definition
C2 0 0 0 0 1 1 1 1 C1 0 0 1 1 0 0 1 1 C0 0 1 0 1 0 1 0 1 Command Write to input register n Update DAC register n Write to input register n, update all (software LDAC) Write to and update DAC channel n Power up/power down Reset LDAC register setup Internal reference setup (on/off )
Rev. 0 | Page 23 of 32
AD5627R/AD5647R/AD5667R, AD5627/AD5667
BLOCK 1 S=1 S=1 BLOCK 2 S=1 MOST SIGNIFICANT LEAST SIGNIFICANT STOP DATA BYTE DATA BYTE BLOCK n
06342-106 06342-110 06342-109 06342-108
06342-107
SLAVE COMMAND MOST SIGNIFICANT LEAST SIGNIFICANT MOST SIGNIFICANT LEAST SIGNIFICANT ADDRESS BYTE DATA BYTE DATA BYTE DATA BYTE DATA BYTE
Figure 57. Multiple Block Write with Initial Command Byte Only (S = 1)
BLOCK 1 S=0 S=0
BLOCK 2 S=0
BLOCK n COMMAND MOST SIGNIFICANT LEAST SIGNIFICANT STOP BYTE DATA BYTE DATA BYTE
SLAVE COMMAND MOST SIGNIFICANT LEAST SIGNIFICANT COMMAND MOST SIGNIFICANT LEAST SIGNIFICANT ADDRESS BYTE DATA BYTE DATA BYTE BYTE DATA BYTE DATA BYTE
Figure 58. Multiple Block Write with Command Byte in Each Block (S = 0)
DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 R S C2 C1 C0 A2 A1 A0 D15 D14 D13 D12 D11 D10
DB9 D9
DB8 D8
DB7 D7
DB6 D6
DB5 D5
DB4 D4
DB3 D3
DB2 D2
DB1 D1
DB0 D0
BYTE SELECTION
RESERVED
COMMAND
DAC ADDRESS
DAC DATA
DAC DATA
COMMAND BYTE
DATA HIGH BYTE
DATA LOW BYTE
Figure 59. AD5667R/AD5667 Input Shift Register (16-Bit DAC)
DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 R S C2 C1 C0 A2 A1 A0 D13 D12 D11 D10 D9 D8
DB9 D7
DB8 D6
DB7 D5
DB6 D4
DB5 D3
DB4 D2
DB3 D1
DB2 D0
DB1 X
DB0 X
BYTE SELECTION
RESERVED
COMMAND
DAC ADDRESS
DAC DATA
DAC DATA
COMMAND BYTE
DATA HIGH BYTE
DATA LOW BYTE
Figure 60. AD5647R Input Shift Register (14-Bit DAC)
DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 R S C2 C1 C0 A2 A1 A0 D11 D10 D9 D8 D7 D6
DB9 D5
DB8 D4
DB7 D3
DB6 D2
DB5 D1
DB4 D0
DB3 X
DB2 X
DB1 X
DB0 X
BYTE SELECTION
RESERVED
COMMAND
DAC ADDRESS
DAC DATA
DAC DATA
COMMAND BYTE
DATA HIGH BYTE
DATA LOW BYTE
Figure 61. AD5627R/AD5627 Input Shift Register (12-Bit DAC)
Rev. 0 | Page 24 of 32
AD5627R/AD5647R/AD5667R, AD5627/AD5667
Synchronous LDAC
The DAC registers are updated after new data is read in. LDAC can be permanently low or pulsed. amplifier, as shown in Table 11. Bit DB1and Bit DB0 determine to which DAC or DACs the power-up/down command is applied. Setting one of these bits to 1 applies the power-up/down state defined by DB5 and DB4 to the corresponding DAC. If a bit is 0, the state of the DAC is unchanged. Figure 65 shows the contents of the input shift register for the power up/down command. When Bit DB5 and Bit DB4 are set to 0, the part works normally with its normal power consumption of 400 A at 5 V. However, for the three power-down modes, the supply current falls to 480 nA at 5 V. Not only does the supply current fall, but the output stage is also internally switched from the output of the amplifier to a resistor network of known values. This allows the output impedance of the part to be known while the part is in power-down mode. The outputs can either be connected internally to GND through a 1 k or 100 k resistor, or left open-circuited (three-state) as shown in Figure 62. Table 11. Modes of Operation for the AD56x7R/AD56x7
DB5 0 0 1 1 DB4 0 1 0 1 Operating Mode Normal operation Power-down modes 1 k pull-down to GND 100 k pull-down to GND Three-state, high impedance
Asynchronous LDAC
The outputs are not updated at the same time that the input registers are written to. When LDAC goes low, the DAC registers are updated with the contents of the input register. The LDAC register gives the user full flexibility and control over the hardware LDAC pin. This register allows the user to select which combination of channels to simultaneously update when the hardware LDAC pin is executed. Setting the LDAC bit register to 0 for a DAC channel means that the update of this channel is controlled by the LDAC pin. If this bit is set to 1, this channel synchronously updates, that is, the DAC register is updated after new data is read in, regardless of the state of the LDAC pin. It effectively sees the LDAC pin as being pulled low. See Table 10 for the LDAC register mode of operation. This flexibility is useful in applications when the user wants to simultaneously update select channels while the rest of the channels are synchronously updating. Writing to the DAC using Command 110 loads the 2-bit LDAC register [DB1:DB0]. The default for each channel is 0, that is, the LDAC pin works normally. Setting the bits to 1 means the DAC register is updated, regardless of the state of the LDAC pin. See Figure 63 for contents of the input shift register during the LDAC register setup command. Table 10. LDAC Register Mode of Operation: Load DAC Register
RESISTOR STRING DAC
AMPLIFIER
VOUT
1/0 x = don't care
Determined by LDAC pin. The DAC registers are updated after new data is read in.
Figure 62. Output Stage During Power-Down
1
POWER-DOWN MODES
Command 100 is reserved for the power-up/down function. The power-up/down modes are programmed by setting Bit DB5 and Bit DB4. This defines the output state of the DAC
R 0 RESERVED S X DON'T CARE C2 1 C1 1 C0 0 A2 A2 A1 A1 A0 A0
The bias generator, the output amplifier, the resistor string, and other associated linear circuitry are shut down when powerdown mode is activated. However, the contents of the DAC register are unaffected when in power-down. The time to exit power-down is typically 4 s for VDD = 5 V.
DB9 X DB8 X DB7 X DB6 X DB5 X DB4 X DB3 X DB2 X DB1 DB0
DB15 DB14 DB13 DB12 DB11 DB10 X X X X X X
DACB DACA
COMMAND
DAC ADDRESS (DON'T CARE)
DON'T CARE
DON'T CARE
06342-038
LDAC Bits (DB1 to DB0) 0
LDAC Pin
LDAC Operation
POWER-DOWN CIRCUITRY
RESISTOR NETWORK
DAC SELECT (0 = LDAC PIN ENABLED)
Figure 63. LDAC Setup Command
Rev. 0 | Page 25 of 32
06342-111
AD5627R/AD5647R/AD5667R, AD5627/AD5667
POWER-ON RESET AND SOFTWARE RESET
The AD56x7R/AD56x7 contain a power-on reset circuit that controls the output voltage during power-up. The device powers up to 0 V and the output remains powered up at this level until a valid write sequence is made to the DAC. This is useful in applications where it is important to know the state of the output of the DAC while it is in the process of powering up. Any events on LDAC or CLR during power-on reset are ignored. There is also a software reset function. Command 101 is the software reset command. The software reset command contains two reset modes that are software programmable by setting Bit DB0 in the input shift register. Table 12 shows how the state of the bit corresponds to the software reset modes of operation of the devices. Figure 64 shows the contents of the input shift register during the software reset mode of operation. Table 12. Software Reset Modes for the AD56x7R/AD56x7
DB0 0 1 (Power-On Reset) Registers reset to zero DAC register Input shift register DAC register Input shift register LDAC register Power-down register Internal reference setup register
CLEAR PIN (CLR)
The AD56x7R/AD56x7 has an asynchronous clear input. The CLR input is falling-edge sensitive. While CLR is low, all LDAC pulses are ignored. When CLR is activated, zero scale is loaded to all input and DAC registers. This clears the output to 0 V. The part exits clear code mode on the on the falling edge of the 9th clock pulse of the last byte of valid write. If CLR is activated during a write sequence, the write is aborted. If CLR is activated during high speed mode, the part exits high speed mode to standard/fast mode.
INTERNAL REFERENCE SETUP (R VERSIONS)
The on-chip reference is off at power-up by default. It can be turned on by sending the reference setup command (111) and setting DB0 in the input shift register. Table 13 shows how the state of the bit corresponds to the mode of operation. See Figure 66 for the contents of the input shift register during the internal reference setup command. Table 13. Reference Setup Command
DB0 0 1 Action Internal reference off (default) Internal reference on
X 0
S X
C2 1
C1 0
C0 1
A2 X
A1 X
A0 X
DB15 DB14 DB13 DB12 DB11 DB10 X X X X X X
DB9 X
DB8 X
DB7 X
DB6 X
DB5 X
DB4 X
DB3 X
DB2 X
DB1 X
DB0 RST
RESERVED
Figure 64. Software Reset Command
R 0 RESERVED
S X DON'T CARE
C2 1
C1 0
C0 0
A2 X
A1 X
A0 X
DB15 DB14 DB13 DB12 DB11 DB10 X X X X X X
DB9 X
DB8 X
DB7 X
DB6 X
DB5 PD1
DB4 PD0
DB3 X
DB2 X
DB1
DB0
DACB DACA
COMMAND
DAC ADDRESS (DON'T CARE)
DON'T CARE
DON'T CARE
POWERDON'T CARE DOWN MODE
06342-112
DAC SELECT (1 = DAC SELECTED)
Figure 65. Power Up/Down Command
R 0
S X
C2 1
C1 1
C0 1
A2 X
A1 X
A0 X
DB15 DB14 DB13 DB12 DB11 DB10 X X X X X X
DB9 X
DB8 X
DB7 X
DB6 X
DB5 X
DB4 X
DB3 X
DB2 X
DB1 X
DB0 REF
Figure 66. Reference Setup Command
Rev. 0 | Page 26 of 32
06342-114
COMMAND
DAC ADDRESS (DON'T CARE)
DON'T CARE
DON'T CARE
REFERENCE MODE
RESERVED
DON'T CARE
06342-113
COMMAND
DAC ADDRESS (DON'T CARE)
DON'T CARE
DON'T CARE
RESET MODE
DON'T CARE
AD5627R/AD5647R/AD5667R, AD5627/AD5667 APPLICATION INFORMATION
USING A REFERENCE AS A POWER SUPPLY FOR THE AD56x7R/AD56x7
Because the supply current required by the AD56x7R/AD56x7 is extremely low, an alternative option is to use a voltage reference to supply the required voltage to the part (see Figure 67). This is especially useful if the power supply is quite noisy, or if the system supply voltages are at some value other than 5 V or 3 V, for example, 15 V. The voltage reference outputs a steady supply voltage for the AD56x7R/AD56x7. If the low dropout REF195 is used, it must supply 450 A of current to the AD56x7R/AD56x7 with no load on the output of the DAC. When the DAC output is loaded, the REF195 also needs to supply the current to the load. The total current required (with a 5 k load on the DAC output) is 450 A + (5 V/5 k) = 1.45 mA The load regulation of the REF195 is typically 2 ppm/mA, resulting in a 2.9 ppm (14.5 V) error for the 1.45 mA current drawn from it. This corresponds to a 0.191 LSB error.
15V REF195 5V
R2 = 10k +5V R1 = 10k
AD820/ OP295
+5V 10F 0.1F VDD VOUT -5V
VO 5V
AD5627R/ AD5647R/ AD5667R/ AD5627/ AD5667
GND SCL SDA
Figure 68. Bipolar Operation with the AD56x7R/AD56x7
POWER SUPPLY BYPASSING AND GROUNDING
When accuracy is important in a circuit, it is helpful to carefully consider the power supply and ground return layout on the board. The printed circuit board containing the AD56x7R/AD56x7 should have separate analog and digital sections, each having its own area of the board. If the AD56x7R/AD56x7 are in a system where other devices require an AGND to DGND connection, the connection should be made at one point only. This ground point should be as close as possible to the AD56x7R/AD56x7. The power supply to the AD56x7R/AD56x7 should be bypassed with 10 F and 0.1 F capacitors. The capacitors should be located as close as possible to the device, with the 0.1 F capacitor ideally right up against the device. The 10 F capacitor should be the tantalum bead type. It is important that the 0.1 F capacitor have low effective series resistance (ESR) and effective series inductance (ESI), for example, common ceramic types of capacitors. This 0.1 F capacitor provides a low impedance path to ground for high frequencies caused by transient currents due to internal logic switching. The power supply line itself should have as large a trace as possible to provide a low impedance path and to reduce glitch effects on the supply line. Clocks and other fast switching digital signals should be shielded from other parts of the board by digital ground. Avoid crossover of digital and analog signals if possible. When traces cross on opposite sides of the board, ensure that they run at right angles to each other to reduce feedthrough effects through the board. The best board layout technique is the microstrip technique where the component side of the board is dedicated to the ground plane only and the signal traces are placed on the solder side. However, this is not always possible with a two-layer board.
VDD 2-WIRE SERIAL INTERFACE SCL SDA
AD5627R/ AD5647R/ AD5667R/ AD5627/ AD5667
GND
VOUT = 0V TO 5V
Figure 67. REF195 as Power Supply to the AD56x7R/AD56x7
BIPOLAR OPERATION USING THE AD56x7R/AD56x7
The AD56x7R/AD56x7 has been designed for single-supply operation, but a bipolar output range is also possible using the circuit in Figure 68. The circuit gives an output voltage range of 5 V. Rail-to-rail operation at the amplifier output is achieved using an AD820 or an OP295 as the output amplifier. The output voltage for any input code can be calculated as follows:
D R1 + R2 R2 VO = V DD x x - V DD x R1 65,536 R1 where D represents the input code in decimal (0 to 65535). With VDD = 5 V, R1 = R2 = 10 k,
10 x D VO = -5V 65,536 This is an output voltage range of 5 V, with 0x0000 corresponding to a -5 V output, and 0xFFFF corresponding to a +5 V output.
06342-043
Rev. 0 | Page 27 of 32
06342-044
2-WIRE SERIAL INTERFACE
AD5627R/AD5647R/AD5667R, AD5627/AD5667 OUTLINE DIMENSIONS
INDEX AREA
3.00 BSC SQ
10
PIN 1 INDICATOR
1
1.50 BCS SQ
TOP VIEW
0.50 BSC
EXPOSED PAD
(BOTTOM VIEW)
2.48 2.38 2.23
5
6
0.80 0.75 0.70 SEATING PLANE
0.80 MAX 0.55 TYP
SIDE VIEW
0.50 0.40 0.30 0.05 MAX 0.02 NOM 0.20 REF
1.74 1.64 1.49
0.30 0.23 0.18
Figure 69. 10-Lead Lead Frame Chip Scale Package [LFCSP_WD] 3 mm x 3 mm Body, Very Very Thin, Dual Lead (CP-10-9) Dimensions shown in millimeters
3.10 3.00 2.90 3.10 3.00 2.90 PIN 1 0.50 BSC 0.95 0.85 0.75 0.15 0.05 0.33 0.17 COPLANARITY 0.10 COMPLIANT TO JEDEC STANDARDS MO-187-BA 1.10 MAX 8 0 0.80 0.60 0.40
10 6
1
5
5.15 4.90 4.65
SEATING PLANE
0.23 0.08
Figure 70. 10-Lead Mini Small Outline Package [MSOP] (RM-10) Dimensions shown in millimeters
Rev. 0 | Page 28 of 32
AD5627R/AD5647R/AD5667R, AD5627/AD5667
ORDERING GUIDE
Model AD5627BCPZ-R2 1 AD5627BCPZ-REEL71 AD5627BRMZ1 AD5627BRMZ-REEL71 AD5627RBCPZ-R21 AD5627RBCPZ-REEL71 AD5627RBRMZ-11 AD5627RBRMZ-1REEL71 AD5627RBRMZ-21 AD5627RBRMZ-2REEL71 AD5647RBCPZ-R21 AD5647RBCPZ-REEL71 AD5647RBRMZ1 AD5647RBRMZ-REEL71 AD5667BCPZ-R21 AD5667BCPZ-REEL71 AD5667BRMZ1 AD5667BRMZ-REEL71 AD5667RBCPZ-R21 AD5667RBCPZ-REEL71 AD5667RBRMZ-11 AD5667RBRMZ-1REEL71 AD5667RBRMZ-21 AD5667RBRMZ-2REEL71 EVAL-AD5667REBZ1
1
Temperature Range -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C -40C to +105C
Accuracy 1 LSB INL 1 LSB INL 1 LSB INL 1 LSB INL 1 LSB INL 1 LSB INL 1 LSB INL 1 LSB INL 1 LSB INL 1 LSB INL 4 LSB INL 4 LSB INL 4 LSB INL 4 LSB INL 12 LSB INL 12 LSB INL 12 LSB INL 12 LSB INL 12 LSB INL 12 LSB INL 12 LSB INL 12 LSB INL 12 LSB INL 12 LSB INL
On-Chip Reference None None None None 1.25 V 1.25 V 2.5 V 2.5 V 2.5 V 2.5 V 1.25 V 1.25 V 2.5 V 2.5 V None None None None 1.25 V 1.25 V 2.5 V 2.5 V 2.5 V 2.5 V
Max I2C Speed 400 kHz 400 kHz 400 kHz 400 kHz 400 kHz 400 kHz 400 kHz 400 kHz 3.4 MHz 3.4 MHz 400 kHz 400 kHz 400 kHz 400 kHz 400 kHz 400 kHz 400 kHz 400 kHz 400 kHz 400 kHz 400 kHz 400 kHz 3.4 MHz 3.4 MHz
Package Description 10-Lead LFCSP_WD 10-Lead LFCSP_WD 10-Lead MSOP 10-Lead MSOP 10-Lead LFCSP_WD 10-Lead LFCSP_WD 10-Lead MSOP 10-Lead MSOP 10-Lead MSOP 10-Lead MSOP 10-Lead LFCSP_WD 10-Lead LFCSP_WD 10-Lead MSOP 10-Lead MSOP 10-Lead LFCSP_WD 10-Lead LFCSP_WD 10-Lead MSOP 10-Lead MSOP 10-Lead LFCSP_WD 10-Lead LFCSP_WD 10-Lead MSOP 10-Lead MSOP 10-Lead MSOP 10-Lead MSOP Evaluation Board
Package Option CP-10 -9 CP-10-9 RM-10 RM-10 CP-10-9 CP-10-9 RM-10 RM-10 RM-10 RM-10 RU-14 RU-14 RM-10 RM-10 CP-10-9 CP-10-9 RM-10 RM-10 CP-10-9 CP-10-9 RM-10 RM-10 RM-10 RM-10
Branding DA1 DA1 DA1 DA1 D9J D9J DA7 DA7 DA8 DA8 D9G D9G D9G D9G D9Z D9Z D9Z D9Z D8X D8X DA5 DA5 DA6 DA6
Z = Pb-free part.
Rev. 0 | Page 29 of 32
AD5627R/AD5647R/AD5667R, AD5627/AD5667 NOTES
Rev. 0 | Page 30 of 32
AD5627R/AD5647R/AD5667R, AD5627/AD5667 NOTES
Rev. 0 | Page 31 of 32
AD5627R/AD5647R/AD5667R, AD5627/AD5667 NOTES
Purchase of licensed I2C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips.
(c)2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06342-0-1/07(0)
Rev. 0 | Page 32 of 32

▲Up To Search▲

Price & Availability of EVAL-AD5667REBZ

	To Download EVAL-AD5667REBZ Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .