 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| TH8061 Voltage Regulator with integrated LIN Transceiver Features o o o o Compatible to LIN Specification 1.3, 2.0 and SAE J2602 Operating voltage VS = 5.5 ... 18 V Low standby current consumption of < 50 A in sleep mode Linear low drop voltage regulator 5V/50mA Output current limitation o LIN-Bus Transceiver Compatible to ISO9141 functions Baud rate up to 20 kBaud Slew rate control for best EME behavior High EMI immunity High signal symmetry for using in RC - based slave nodes up to 2% clock tolerance o o o o o o o Wake-up via LIN bus traffic Reset output (100ms/4.65V) Overtemperature shutdown Automotive Temperature Range of -40C to 125C CMOS compatible interface to microcontroller Load dump protected (40V) Small SOIC8 package Ordering Information Part No. TH8061 KDC A Temperature Range K (-40 to 125 C) Package DC (SOIC8) Revision A General Description The TH8061 consists of a low-drop voltage regulator 5V/50mA and a LIN bus transceiver. The LIN transceiver is suitable for LIN bus systems conform to LIN specification revision 1.3, 2.0 and SAE J2602. The combination of voltage regulator and bus transceiver makes it possible to develop simple, but powerful and cheap slave nodes in LIN Bus systems. TH8061 - Datasheet 3901008061 Page 1 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver Contents 1. 2. Functional Diagram ............................................................................................................................... 4 Electrical Specification.......................................................................................................................... 5 2.1 Operating Conditions........................................................................................................................ 5 2.2 Absolute Maximum Ratings ............................................................................................................. 5 2.3 Static Characteristics........................................................................................................................ 6 2.4 Dynamic Characteristics................................................................................................................... 8 2.5 Timing Diagrams .............................................................................................................................. 9 2.6 Test Circuit for Dynamic and Static Characteristics....................................................................... 11 Functional Description ........................................................................................................................ 13 3.1 Operating Modes............................................................................................................................ 13 3.2 Initialization..................................................................................................................................... 14 3.3 Wake-Up ........................................................................................................................................ 15 3.4 VSUP under voltage reset.............................................................................................................. 16 3.5 Overtemperature Shutdown ........................................................................................................... 16 3.6 LIN BUS Transceiver...................................................................................................................... 17 3.7 Linear Regulator............................................................................................................................. 19 3.8 RESET ........................................................................................................................................... 19 3.9 Mode Input EN ............................................................................................................................... 20 Application Hints ................................................................................................................................. 22 4.1 Power Dissipation and operating range ......................................................................................... 22 4.2 Low Dropout Regulator .................................................................................................................. 23 4.3 Application Circuitry........................................................................................................................ 25 4.4 EMI Supressing .............................................................................................................................. 25 4.5 Connection to Flash-MCU .............................................................................................................. 27 Operating during Disturbance............................................................................................................ 28 5.1 Operating without VSUP or GND ................................................................................................... 28 5.2 Short Circuit BUS against VBAT .................................................................................................... 28 5.3 Short Circuit BUS against GND ..................................................................................................... 28 5.4 Short Circuit TxD against GND ...................................................................................................... 28 5.5 TxD open........................................................................................................................................ 28 5.6 Short Circuit VCC against GND ..................................................................................................... 28 5.7 Overload of VCC ............................................................................................................................ 28 5.8 Undervoltage VSUP, VCC ............................................................................................................. 28 5.9 Short circuit RxD, RESET against GND or VCC............................................................................ 28 PIN Description .................................................................................................................................... 29 Mechanical Specification .................................................................................................................... 30 8.1 8.2 9. 9.1 9.2 9.3 10. 11. 12. Tape and Reel Specification ............................................................................................................... 31 Tape Specification.......................................................................................................................... 31 Reel Specification........................................................................................................................... 32 ESD/EMC Remarks .............................................................................................................................. 33 General Remarks ........................................................................................................................... 33 ESD-Test........................................................................................................................................ 33 EMC................................................................................................................................................ 33 Revision History................................................................................................................................... 34 Assembly Information ......................................................................................................................... 35 Disclaimer............................................................................................................................................. 35 3. 4. 5. 6. 7. 8. TH8061 - Datasheet 3901008061 Page 2 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver List of Figures Figure 1- Block diagram........................................................................................................................... 4 Figure 2 - Timing diagram for propagation delay acc. to LIN 1.3 and 2.0 ............................................... 9 Figure 3 - Timing diagram for slope times acc. to LIN 1.3..................................................................... 10 Figure 4 - Timing diagram for duty cycle acc. to LIN 2.0....................................................................... 10 Figure 5 - Test circuit for delay-, slope times and duty cycles............................................................... 11 Figure 6 - Test circuit for supply current ISnl........................................................................................... 11 Figure 7 - Test circuit for bus voltage "recessiv" VBUSrec ........................................................................ 11 Figure 8 - Test circuit for bus voltage "dominant" VBUSdom ..................................................................... 12 Figure 9 - Test circuit for bus current "recessiv" IINBUSR ......................................................................... 12 Figure 10 - State diagram of operating modes...................................................................................... 13 Figure 11 - Operating of power-on and under-voltage reset ................................................................. 15 Figure 12 - Receive mode impulse diagram.......................................................................................... 17 Figure 13 - TxD input circuitry ............................................................................................................... 18 Figure 14 - RxD output circuitry............................................................................................................. 18 Figure 15 - Characteristic of current limitation VCC = f(IVCC)................................................................. 19 Figure 16 - Reset behaviour .................................................................................................................. 19 Figure 17 - Output current of reset output vs. VCC voltage .................................................................. 20 Figure 18 - EN input circuitry ................................................................................................................. 20 Figure 19 - RIN characteristics of EN-input ............................................................................................ 21 Figure 20 - EN controlled via MCU........................................................................................................ 21 Figure 21 - Permanent normal mode..................................................................................................... 21 Figure 22 - Power dissipation LIN transceiver @ 20kbit ....................................................................... 22 Figure 23 - Save operating area............................................................................................................ 23 Figure 24 - ESR Curves for 6.8F CL 100F and Frequency of 100kHz ........................................ 24 Figure 25 - Application circuit (slave node) ........................................................................................... 25 Figure 26 - Application circuit for LIN subbus with TH8061 as slave node ........................................... 26 Figure 27 - Example circuitry for connection of RxD to MCU for flash programming........................... 27 TH8061 - Datasheet 3901008061 Page 3 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver 1. Functional Diagram VSUP Aux. Supply Control Amplifier Current Limitation Vaux MR VCC Reset Generator Bandgap VBG POR 4.65 V Adjustment UVR VSUP VCC EN VSS VSUP Mode Control Temp. Protection Wake-up Control Reset Timer RESET TSHD WakeFilter Rec-Filter Osc VCC RxD VCC Receiver 30k BUS TSHD Driver control Filter MR TxD Figure 1 - Block diagram TH8061 - Datasheet 3901008061 Page 4 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver 2. Electrical Specification All voltages are referenced to ground (GND). Positive currents flow into the IC. The absolute maximum ratings (in accordance with IEC 134) given in the table below are limiting values that do not lead to a permanent damage of the device but exceeding any of these limits may do so. Long term exposure to limiting values may affect the reliability of the device. Correct operating of the device cannot be guaranteed if any of these limits are exceeded. 2.1 Operating Conditions Parameter Supply voltage Output voltage Operating ambient temperature Junction temperature Symbol VSUP VCC TA TJ Min 5.25 4.95 -40 Max 18 5.05 +125 +150 Unit V V C C 2.2 Absolute Maximum Ratings Parameter Symbol Condition Min -1.0 Supply voltage at VSUP [1] VSUP T 60 s T 500 ms Input voltage at pin BUS [1] Difference VSUP-VCC Input voltage at pin EN Input voltage at pin TxD, RxD, RESET Input current at pin EN, TxD, RxD, RESET Input current for short circuit of pin VSUP and VCC ESD Capability on any pin Power dissipation Thermal resistance from junction to ambient(SOIC8) Junction temperature [2] Storage temperature VBUS VSUP-VCC VINEN VIN IIN IINSH ESDHB P0 RTHJA TJ TSTG -55 Human body Modell, 100pF via 1.5k T 500 ms -24 -0.3 -0.3 -0.3 -25 -500 -2 Max 18 30 40 30 40 40 VSUP+0.3 VCC+0.3 25 500 2 Internal limited [2] 160 150 150 K/W C C V V V V mA mA kV V Unit [1] [2] The voltage values are valid independent from each other. See chapter 4.1 Power Dissipation and operating range TH8061 - Datasheet 3901008061 Page 5 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver 2.3 Static Characteristics Unless otherwise specified all values in the following tables are valid for VSUP = 5.25 to 18V and TAMB = -40 to 125oC. All voltages are referenced to ground (GND), positive currents flow into the IC. Parameter Operating voltage Supply current, VCC noload" [3] Symbol VSUP VSUP ISnl VEN = VSUP = 12V, VBUS > VSUP-0.5V, Pins 4 to 8 open VSUP = 12V, VEN = 0V, VBUS > VSUP-0.5V VSUP ramp up VSUP ramp down VSUVR_OFF - VSUVR_ON VCC VCCn Output voltage VCC VCCt VCCh VCCI Drop-out voltage [4] Output current VCC Current limitation VCC Load capacity [5] Reset threshold Master reset threshold (internal signal) [1] Input voltage low Input voltage high Hysteresis [1] Pull-down current EN VD IVCC ILVCC Cload VRES VMRes Enable Input EN VENL VENH VENHYS IpdEN VEN > VENH VEN < VENL -0.3 2.5 100 1.0 70 4.0 100 7.0 130 1.6 VSUP +0.3 V V mV A A 5.5V VSUP 18V TA = 25C 5.5V VSUP 18V VSUP > 18V 3.3 V< VSUP< 5.5 V IVCC = 20mA IVCC = 50mA VSUP 3.0V VSUP > 0V See chapter 4.2 Low Dropout Regulator refered to VCC, VSUP > 4.6V 4.7 4.5 3.0 4.65 3.15 4.8 3.3 50 150 4.95 4.90 4.90 VSUP-VD 5.0 5.0 5.0 5.05 5.10 5.25 5.1 150 500 V V V V mV mV mA mA F V V 3.1 2.7 0.2 35 3.5 3.0 5.25 12 18 110 V A Condition Min Typ Max Unit Supply current, sleep mode" VSUP under voltage reset "off" VSUP under voltage reset "on" VSUP under voltage reset hysteresis ISsleep VSUVR_OFF VSUVR_ON VSUVR_HYS 50 3.9 3.3 A V V V TH8061 - Datasheet 3901008061 Page 6 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver Parameter Symbol Condition Output RESET IOUT = 1 mA, VSUP > 5.5 V Output voltage low Pull-up current VOL Ipu LIN BUS Interface Receive threshold Center point of receive threshold Vthr_cnt = (Vthr_rec+Vthr_dom)/2 Hysteresis of receive threshold Vthr_hys = Vthr_rec-Vthr_dom Input current BUS (recessive) [3] Input current BUS (recessive) Pull up resistor bus Output voltage BUS (dominant) [3] Output voltage BUS (recessive) [2] [3] Current limitation BUS Vthr_rec, Vthr_dom Vthr_cnt Vthr_hys IINBUSR -IINBUSR RBUSpu VBUSdom VBUSrec ILIM 7.0 VSUP 18 V, TxD = 0V, RL = 500 7.0 VSUP 18 V, TxD = 5V VBUS > 2.5V, TxD = 0V Input TxD Pull-up resistor Input low level TxD Input high level TxD Rpu_TxD VIL VIH Output RxD Output voltage Low RxD Output voltage High RxD VOL VOH IOUT = 1 mA IOUT = -1 mA Thermal Protection Thermal shutdown [1] Thermal recovery [1] TJSHD TJREC 155 126 175 150 C C VCC - 0.3 0.8 V V 0.75 VIN = 0V 9.5 15 21 0.25 k VCC VCC 0.8*VSUP 40 120 8.0 VBUS 18 V, VSUP= VBUS - 0.7V, TxD = 5V VSUP= 0V, VBUS =- 12V -1 20 30 47 1.2 7.0 V VSUP 18 V 0.4* VSUP 0.475* VSUP 0.12* VSUP 0.5* VSUP 0.135* VSUP 0.6* VSUP 0.525* VSUP 0.15* VSUP 20 A mA k V V mA V 10 k RESET to VCC VSUP = VCC = 0.8 V -500 -375 0.8 0.2 -250 V V A Min Typ Max Unit [1] [2] [3] [4] [5] No production test, guaranteed by design and qualification The recessive voltage at pin BUS should be less than 80% of the voltage at VBAT. The voltage at VSUP results with consideration of reverse diode VSUP = VBAT - 0,7V See chapter 2.6 Test Circuit for Dynamic and Static Characteristics The nominal VCC voltage is measured at VSUP =12V. If the VCC voltage is 100mV below its nominal value then the voltage drop is VD = VSUP - VCC. See chapter 4 for application hints. TH8061 - Datasheet 3901008061 Page 7 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver 2.4 Dynamic Characteristics 7V VSUP 18V, -40C TA 125C, unless otherwise specified Parameter Symbol RESET Reset time Reset rising time [1] Debouncing time BUS [1] Wake up time tRes trr tdeb_BUS twake_BUS General LIN BUS parameter Transmit propagation delay TxD -> BUS [2] [3] Symmetry of propagation delay BUS -> RxD [2] Receiver propagation delay BUS -> RxD [2] [3] Symmetry of propagation delay TxD -> BUS [2] Slew rate BUS rising edge [1] Slew rate BUS falling edge [1] tdr_TXD, tdf_TXD tdsym_TXD tdr_RXD tdf_RXD tdsym_RXD dV/dTrise dV/dTfall RL/CL at BUS 1k/1nF 660/6.8nF 500/10nF tdr_TXD - tdf_TXD CL(RXD) = 50pF tdr_RXD - tdf_RXD 20% VBUS 80% CBUS = 100 pF 20% VBUS 80% 100pF CBUS 10nF VSUP = 8 V RL= 500 / CL=10nF VSUP = 18 V RL= 500 / CL=10nF VSUP = 8 V RL= 500 / CL=10nF VSUP = 18 V RL= 500 / CL=10nF VSUP = 8 V RL= 500 / CL=10nF Tssym = tsdom - tsrec VSUP = 18 V RL= 500 / CL=10nF Tssym = tsdom - tsrec -2 1.0 -2.5 1.7 -1.7 -2 4 s 70 3.0 1.5 25 100 7.5 2.8 60 140 15 4.0 120 ms s s s Condition Min Typ Max Unit 2 6 2 2.5 -1.0 s s s V/s V/s LIN BUS parameter according to LIN Spec. Rev. 1.3 Slope time, transition from recessive to dominant [2] [3] tsdom 12 s 18 12 s 18 -7 1 s -5 5 Slope time, transition from dominant to recessive [2] [3] tsrec Slope time symmetry tssym TH8061 - Datasheet 3901008061 Page 8 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver Parameter Conditions: Symbol Condition Min Typ Max Unit LIN BUS parameter according to LIN Spec. Rev. 2.0 VSUP =7.0V to 18V; BUS loads: 1k/1nF;660/6.8nF;500/10nF TxD signal: tBit = 50s, twH = TwL = tBit; trise = tfall < 100ns trec(min) trec(max) D1 D2 D1 = trec(min) / (2*tBit) D2 = trec(max) / (2*tBit) 40 40 0.396 0.581 50 50 58 58 s s Minimal recessive bit time [2] [3] Maximum recessive bit time [2] [3] Dyty cycle 1 Dyty cycle 2 [1] [2] [3] No production test, guaranteed by design and qualification See chapter 2.5 Timing Diagrams See chapter 2.6 Test Circuit for Dynamic and Static Characteristics 2.5 Timing Diagrams 50% TxD tdf_TXD VBUS 100% 95% tdr_TXD BUS 50% 50% 5% 0% tdf_RXD tdr_RXD RxD 50% Figure 2 - Timing diagram for propagation delay acc. to LIN 1.3 and 2.0 TH8061 - Datasheet 3901008061 Page 9 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver VBUS 100% 95% 60% BUS 40% 5% 0% Vdom tsdom tsrec Figure 3 - Timing diagram for slope times acc. to LIN 1.3 tBit tBit TxD tdom(max) VSUP 100% trec(min) 74.4% tdom(min) BUS 58.1% 42.2% 28.4% 58.1% trec(max) 28.4% VSS 0% RxD Figure 4 - Timing diagram for duty cycle acc. to LIN 2.0 TH8061 - Datasheet 3901008061 Page 10 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver 2.6 Test Circuit for Dynamic and Static Characteristics VSUP RL TH8061 VSUP EN GND BUS VCC RESET TxD RxD 50p 10u 100n CL Figure 5 - Test circuit for delay-, slope times and duty cycles 12V IS1 EN TH8061 VSUP GND BUS VCC RESET TxD RxD 10u 100n Figure 6 - Test circuit for supply current ISnl TH8061 VBAT VBUSR VSUP EN GND BUS VCC RESET TxD RxD 10u 100n Figure 7 - Test circuit for bus voltage "recessiv" VBUSrec TH8061 - Datasheet 3901008061 Page 11 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver VSUP 500 TH8061 VSUP EN GND BUS VCC RESET TxD RxD 10u 100n VBUSD Figure 8 - Test circuit for bus voltage "dominant" VBUSdom VBAT TH8061 VSUP EN GND BUS VCC RESET TxD RxD 10u 100n IINBUSR Figure 9 - Test circuit for bus current "recessiv" IINBUSR TH8061 - Datasheet 3901008061 Page 12 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver 3. Functional Description The TH8061 consists of a low drop voltage regulator 5V/50mA and a LIN bus transceiver, which is a bidirectional bus interface for data transfer between LIN bus and the LIN protocol controller. Additionally integrated is a RESET output with a reset delay of 100ms and a fixed threshold of 4.65V. 3.1 Operating Modes The TH8061 provides two main operating modes "normal" and "sleep" and the intermediate states "POR", "Ini-state" and "thermal shutdown". The main modes are fixed states defined by basic actions (VSUP start, EN or wake-up). The intermediate states are soft states. They aren't defined by logical actions but by changes of voltage (VSUP, VCC) or junction temperature. VSUP power on clear all state-FF clear reset timer Regulator On -> VCC ramp up RESET = L Wake-up disabled POR VSUP > UVR_OFF Ini-state VSUP < UVR_ON VCC > VRES (4.65V) VSUP < UVR_ON VCC < VRES EN=H Regulator on RESET = L after 100ms RESET=H Wake-up disabled LIN-Transceiver on VSUP > UVR_OFF & (EN= L/H or BUS Wake-up) NormalMode EN= H/L EN=L normal mode & TJ < TJREC SleepMode sleep mode & TJ < TJREC normal mode & TJ > TJSHD Regulator off Wake-up enabled (LIN-Receiver on) LIN-Transmitter off sleep mode & TJ > TJSHD thermal shutdown Regulator off Wake-up disabled LIN-Transceiver off TJ > TJREC Figure 10 - State diagram of operating modes TH8061 - Datasheet 3901008061 Page 13 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver Normal Mode The whole TH8061 is active. Switching to normal mode can be done via the following actions: - Start of VSUP or after under voltage reset - Rising edge at EN (EN=high) (local wake-up) - Activity on the LIN bus (remote wake-up) Sleep Mode Sleep mode is most current saving. With a falling edge on EN (EN=low) the TH8061 is switched from normal mode into sleep mode. The voltage regulator will be switched off and the LIN transceiver is in recessive state. Switching into sleep mode can be done independently from the current transceiver state. That means if the transmitter is in dominant state this state will be cancelled and it will be switched to recessive state. POR-state This is the power-on-reset state of the TH8061, while Vsup < VSUVR_OFF. If the prior state was sleep mode, the TH8061 switches via the ini-state to normal mode. Ini-state This is an intermediate state, which will pass through after switch on of VSUP or VCC. The TH8061 remains in this state if VCC is below VRES (Reset output = L) and Vsup > VSUVR_ON. Thermal Shutdown If the junction temperature TJ is higher than TJSHD (>155C), the TH8061 will be switched into the thermal shutdown mode. The behaviour within this mode is comparable with the sleep mode except for LIN transceiver operating. The transceiver is completely disabled, no wake-up functionality is available. If TJ falls below the thermal recovery temperature TJREC (typ. 140C) the TH8061 will be recover to the previous state (normal or sleep). 3.2 Initialization Initialization is started if the power supply is switched on as well as every rising edge on of the TH8061 via the EN pin. VSUP- Power-ON If VSUP is switched on the TH8061 starts to normal mode via the POR- and Ini-state. A combination of dynamic POR and under voltage reset circuitry generates a POR signal, which switches the TH8061 into normal mode. This power on behaviour is independent from the status of the EN-pin. Power-on reset and under-voltage reset operates independent from each other, which secures the independence from the rise time of VSUP. During fast VSUP edges the power-on reset will be active. If the increasing of VSUP is very slow (> 1ms/V) the under voltage reset unit initializes the voltage regulator if VSUP > VSUVR_OFF (typ. 3.5V). The effects of both POR circuits at different VSUP slopes will shown in Figure 11. TH8061 - Datasheet 3901008061 Page 14 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver VSUP VSUVR_OFF VSUVR_ON UVR POR EN=H/L POR UVR VCC normal mode sleep mode normal mode Figure 11 - Operating of power-on and under-voltage reset After POR the voltage regulator starts and VCC will be output. If VCC>VMRes the bus interface will be activated. If the VCC voltage level is higher than VRES, the reset time tRes = 100ms is started. After tRes the RESET output switches from low to high (see Figure 16). Start of Linear Regulator via Wake-up The initialization is only being done for the VCC circuitry parts. This procedure begins with leaving the master reset state (VCC > VMRes) and runs in the same manner as the VSUP-Power-On. 3.3 Wake-Up If the regulator is put into sleep mode it can be wake up with the BUS interface. Every pulse on the BUS (high pulse or low pulse) with a pulse width of min. 60s switches on the regulator. After the BUS has wake up the regulator, it can only be switched off with a high level followed by a low level on the EN pin. TH8061 - Datasheet 3901008061 Page 15 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver 3.4 VSUP under voltage reset The under voltage detection unit inhibit an undefined behaviour of the TH8061 under low voltage condition. If VSUP drops below VSUVR_ON (typ. 3V) the under voltage detection becomes active and the IC will be switched to POR state. The following increasing of VSUP above VSUVR_OFF (typ. 3.5V) cancels this POR state and the voltage regulator starts with the initialization sequence. VSUP under voltage in Normal Mode Supply Voltages below VSUVR_OFF don't influence the voltage regulator. The output voltage Vcc follows VSUP. VSUP under voltage in Sleep Mode No exit from the sleep mode will take place if the VSUP voltage drops down to VSUVR_ON (typ. 3V). The under voltage reset becomes active (POR-state). As a result of this operating, the sleep mode is left to the normal mode. If VSUP rises again above VSUVR_OFF (typ. 3.5V) the IC initialize the voltage regulator and continue to work with the normal mode. The under voltage reset unit secures stable operating in the under voltage range of VSUP down to GND level. The dynamic Power-On-Reset secures a defined internal state independent from the duration of the VSUP drop, which secures a stable restart. 3.5 Overtemperature Shutdown If the junction temperature is 155C < TJ < 170C the over-temperature recognition will be activated and the regulator voltage will be switched off. The VCC voltage drops down, the reset state is entered and the bustransceiver is switched off (recessive state). After TJ falls below 140C the TH8061 will be initialized again (see Figure 16) independently from the voltage levels on EN and BUS. Within the thermal shutdown mode the transceiver can't be switched to the normal mode neither with local nor with remote wake-up. The operation of the TH8061 is possible between TAmax (125C) and the switch off temperature, but small parameter differences can appear. After over-temperature switch-off the IC behaves as described in chapter 3.8 RESET. TH8061 - Datasheet 3901008061 Page 16 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver 3.6 LIN BUS Transceiver The TH8061 is a bi-directional bus interface device for data transfer between LIN bus and the LIN protocol controller. The transceiver consists of a pnp-driver (1.2V@40mA) with slew rate control, wave shaping and current limitation and a receiver with high voltage comparator followed by a debouncing unit. Transmit Mode During transmission the data at the pin TxD will be transferred to the BUS driver to generate a bus signal. To minimize the electromagnetic emission of the bus line, the BUS driver has an integrated slew rate control and wave shaping unit. Transmitting will be interrupted in the following cases: - Sleep mode - Thermal Shutdown active - Master Reset (VCC < 3.15V) The recessive BUS level is generated from the integrated 30k pull up resistor in serial with an active diode This diode prevents the reverse current of VBUS during differential voltage between VSUP and BUS (VBUS>VSUP). No additional termination resistor is necessary to use the TH8061 in LIN slave nodes. If this IC is used for LIN master nodes it is necessary that the BUS pin is terminated via an external 1k resistor in series with a diode to VBAT. Receive Mode The data signals from the BUS pin will be transferred continuously to the pin RxD. Short spikes on the bus signal are suppressed by the implemented debouncing circuit ( = 2.8s). VSUP 60% Vthr_max Vthr_hys Vthr_min t < tdeb_BUS t < tdeb_BUS Vthr_cnt BUS 50% 40% RxD Figure 12 - Receive mode impulse diagram The receive threshold values Vthr_max and Vthr_min are symmetrical to the centre voltage of 0.5*VSUP with a hysteresis of 0.135*VSUP. Including all tolerances the LIN specific receive threshold values of 0.4*VSUP and 0.6*VSUP will be securely observed. Datarate The TH8061 is a constant slew rate transceiver which means that the bus driver works with a fixed slew rate range of 1.0 V/s V/T 2.5V/s. This principle secures a very good symmetry of the slope times between recessive to dominant and dominant to recessive slopes within the LIN bus load range (CBUS, Rterm). The TH8061 guarantees data rates up to 20kbit within the complete bus load range under worst case conditions. The constant slew rate principle is very robust against voltage drops and can operate with RCoscillator systems with a clock tolerance up to 2% between 2 nodes. TH8061 - Datasheet 3901008061 Page 17 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver Input TxD The 5V input TxD controls directly the BUS level: TxD = low TxD = high -> -> BUS = low (dominant level) BUS = high (recessive level) The TxD pin has an internal pull up resistor connected to VCC. This guarantees that an open TxD pin generates a recessive BUS level. MCU VCC RPU_TXD VCC Typ. 15k TH8061 IPU_TXD RC-Filter (10ns) TxD Figure 13 - TxD input circuitry Output RxD The received BUS signal will be output to the RxD pin: BUS < Vthr_cnt - 0.5 * Vthr_hys BUS > Vthr_cnt + 0.5 * Vthr_hys -> -> RxD = low RxD = high This output is a push-pull driver between VCC and GND with an output current of 1mA. TH8061 VCC RxD MCU Figure 14 - RxD output circuitry TH8061 - Datasheet 3901008061 Page 18 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver 3.7 Linear Regulator The TH8061 has an integrated low drop linear regulator with a p-channel-MOSFET as driving transistor. This regulator outputs a voltage of 5V 2% and a current of 50mA within an input voltage range of 5.5V VSUP 18V. The current limitation unit limits the output current for short circuits or overload to 100mA respectively drop-down of the VCC voltage. 6 5 VCC [V] 4 3 2 1 0 0 20 40 60 IVCC [mA] 80 100 120 Figure 15 - Characteristic of current limitation VCC = f(IVCC) 3.8 RESET The RESET pin outputs the reset state of the TH8061. This output is switched from low to high if VSUP is switched on and VCC>VRES after the time tRes. VSUP T>Tj T VRES tRes trr tRes t tRes RESET Initialisation Thermal shutdown Spike VSUP Current limitation Low voltage active VSUP Spike VCC Figure 16 - Reset behaviour If the voltage VCC drops below VRES then the RESET output is switched from high to low after the time trr has been reached. For this reason short breaks of the VCC voltage and uncontrolled reset generations will be inhibited. The circuitry of the RESET output driver guarantees, that the reset low level during decreasing of the VCC voltage will be hold sure (s.a.Figure 17). TH8061 - Datasheet 3901008061 Page 19 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver Figure 17 - Output current of reset output vs. VCC voltage 3.9 Mode Input EN The TH8061 is switched into the sleep mode with a falling edge and into normal mode with a rising edge at the EN pin. The normal mode will be kept as long as EN = high. The deactivation of TH8061 with a falling edge at EN can be done independently from the state of the bustransceiver. VSUP EN 4A Voltage limiter 96A enable Figure 18 - EN input circuitry The maximum input voltage is VSUP. The threshold is typ. 2.1V and therefore also CMOS levels can be used as input signal. Figure 18 shows the internal circuitry of the EN pin. The EN input is internally pulled down to secure that if this pin is not connected a low level will be generated. It will be used two different pull down current sources for high and low level to minimize the sleep mode current. The 4A pull down current source is used if the input voltage VIN > high level voltage VENH. If the input voltage drops below the low level of EN VENL additional the second current source is used. The resulting pull down current in this case is 100A. TH8061 - Datasheet 3901008061 Page 20 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver Figure 19 - RIN characteristics of EN-input The wide input voltage range allows different EN control possibilities. If the EN input is connected to an CMOS output of the MCU, a falling edge switches the TH8061 into sleep mode (the regulator is also switched off). The wake up is only possible via the bus line. TH8061 VBAT CIN VSUP EN GND BUS 220p Cload VCC RESET TxD RxD MCU +5V LINBUS Figure 20 - EN controlled via MCU If the application don't needs the wake up capability of the TH8061 a direct connection EN to VSUP is possible. In this case the TH8061 operates in permanent normal mode. Also possible is the external (outside of the module) control of the EN line via a VBAT signal. TH8061 VBAT CIN VSUP EN GND BUS 220p Cload VCC RESET TxD RxD MCU +5V LINBUS Figure 21 - Permanent normal mode TH8061 - Datasheet 3901008061 Page 21 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver 4. Application Hints 4.1 Power Dissipation and operating range The maximum power dissipation depends on the thermal resistance of the package and the PCB, the temperature difference between Junction and Ambient as well as the airflow. The power dissipation can be calculated with: PD = (VSUP - VCC) * IVCC + PD_TX The power dissipation of the transmitter PD_TX depends on the transceiver configuration and its parameters as well as on the bus voltage VBUS=VBAT-VD, the resulting termination resistance RL, the capacitive bus load CL and the bit rate. Figure 22 shows the dependence of power dissipation of the transmitter as function of VSUP. The conditions for calculation of the power dissipation is RL=500, CL=10nF, bit rate=20kbit and duty cycle on TxD of 50% 50 45 40 35 PD [mW] 30 25 20 15 10 5 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 VSUP [V] Figure 22 - Power dissipation LIN transceiver @ 20kbit The permitted package power dissipation can be calculated: PD max = Tj - TA R THJ - A If we consider that PD_TX_max= f(VSUP) the max output current IVCC on VCC can be calculated: Tj - TA IV CCmax = R THJ - A - PD _ TX _ max VSUP - VCC @ VSUP TH8061 - Datasheet 3901008061 Page 22 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver TJ -TA is the temperature difference between junction and ambient and Rth is the thermal resistance of the package. The thermal energy is transferred via the package and the pins to the ambient. This transfer can be improved with additional ground areas on the PCB as well as ground areas under the IC. 60 50 40 IVCC_max [mA] 30 20 10 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 VSUP [V] Figure 23 - Save operating area SOIC8 TA=125C TJ=150C SOIC8 TA=85C TJ=125C maximum current The linear regulator of the TH8061 operates with input voltages up to 18V and can output a current of 50mA. The maximum power dissipation limits the maximum output current at high input voltages and high ambient temperatures. The output current of 50mA at an ambient temperature of TA = 125C is only possible with small voltage differences between VSUP and VCC. See Figure 23 for safe operating areas for different ambient and junction temperatures. 4.2 Low Dropout Regulator The voltage regulator of theTH8061 is a low dropout regulator (LDO) with a p-MOSFET as driving transistor. This kind of regulator has a standard pole, generated from the internal frequency compensation and an additional pole, which is dependent from the load and the load capacity. This additional pole can cause an instable behaviour of the regulator! It is required a zero point to compensate this additional pole. It can be realised via an additional load resistor in series with a load capacity. It is used for this compensation the equivalent series resistance (ESR) of the load capacity. Every real capacity is characterized with an ESR value. With the help of this ESR value an additional zero point is implemented into the amplification loop and therefore the result of the negative phase shift is compensated. Because of this correlation the regulator has a stable operating area which is defined by the load resistance RL, the load capacity CL and the corresponding ESR value. The load resistance resp. load current is defined by the application itself and therefore the compensation of the pole can only be done via variation of the load capacity and ESR value. Input Capacity on VSUP CIN It is necessary an input capacity of CIN 4.7F. Higher capacity values improves the line transient response and the supply noise rejection behaviour. The combination of electrolytic capacity (e.g.100F) in parallel with a ceramic RF-capacity (e.g.100nF) archives good disturbance suppressing. The input capacity should be as closed as possible (< 1cm) placed to the VSUP pin. TH8061 - Datasheet 3901008061 Page 23 of 36 June 2004 Rev 007 max. supply voltage SOIC8 TA=85C TJ=150C TH8061 Voltage Regulator with integrated LIN Transceiver Load Capacity on VCC CL The regulator is stabilized by the output capacitor CL. The TH8061 requires a minimum of 4.7F capacity connected to the 5V output to insure stability. This capacitor should maintain its ESR in the stable region of the ESR curve (See Figure 24) over the full operating temperature range of the application. The capacity value and the ESR of a capacitor changes with temperature. The minimal capacity value must be kept within the whole operating temperature range. 100 ESR@100kHz [Ohm] 10 1 0,1 0,01 0 10 20 30 40 50 load current [mA] Figure 24 - ESR Curves for 6.8F CL 100F and Frequency of 100kHz The value and type of the output capacitor can be selected using the diagram shown in Figure 24. Capacity Value The capacity value of an electrolytic capacitor is dependence from the voltage, temperature and the frequency. The temperature coefficient of the capacity value is positive, that means that the value increases with increasing of the temperature. The capacity value decreases with increasing of the frequency. This behavior of a capacitor can cause that at TA=-40C the capacity value falls below the minimum required capacity for the regulator. In this case the regulator becomes instable, which means the regulator starts oscillation. The nominal value of the capacitor at TA=25C have to be chosen with enough margin under consideration of the capacitor specification. The instable behavior will be amplified because of the decreasing of the capacity with this oscillation. ESR The equivalent serial resistance is the resistor part of the equivalent circuit diagram of a capacitor. The ESR value is dependent from the temperature and frequency. Normally the specified ESR values for a capacitor is valid at a temperature of TA=25C and a frequency of f=100kHz. The temperature coefficient is negative, which means with increasing of the temperature the ESR value decreases. In the choice of the capacity has to be taken into account that the ESR can decrease at TA=-40C dramatically that the valid operating area can be left, which causes that the regulator will be instable. TH8061 - Datasheet 3901008061 Page 24 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver Tantalum Capacitors This type of capacitor has a low dependence of the capacity and the ESR from the temperature and is therefore well suitable as VCC load capacity. Aluminum Capacitors These capacitors show a strong influence of the capacity and the ESR from the temperature. These characteristic restrains the usability as load capacity for the low drop regulator of TH8061. 4.3 Application Circuitry rev.prot. diode VBAT CIN 100 100n LINBUS 220p or optional 10 RC-Filter 100p TH8061 VSUP VCC EN RESET GND TxD BUS RxD CL 10...100 33uH LC-Filter 82p 100n MCU +5V Control unit with LIN protocol Figure 25 - Application circuit (slave node) 4.4 EMI Supressing To minimize the influence of EMI on the bus line a 220pF capacitor should be connected directly to the BUS pin (see Figure 25). This EMI-Filter makes sure that the RF imissions into the IC from the BUS line have no affect resp. will be limited. The value of the filter capacity can be adjusted to the size of the LIN network. 220pF should be used for bigger networks. Values from 333pF up to 1nF should be used for middle to small LIN networks. Finally the size of the filter capacity influences the effectiveness of the EMI suppressing in observation of the maximum LIN bus capacity of 10nF. Alternatively to a pure C-filter it is also possible to use LC- or RC-filter. The dimension of C, L or R, L depends on the corner frequency, the maximum LIN bus capacity (10nF) and the compliance with the DCand AC LIN bus parameters. TH8061 - Datasheet 3901008061 Page 25 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver VBAT 100n VIN VOUT GND 100u 100n +5V TH8080 1k 100n MCU 220p n.c. VS BUS GND RxD n.c. VCC TxD 100n Master-Node LIN-BUS TH8061 VSUP EN GND BUS 220p 100u 100n 100u 100n VCC RESET TxD RxD +5V MCU Slave-Node Figure 26 - Application circuit for LIN subbus with TH8061 as slave node TH8061 - Datasheet 3901008061 Page 26 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver 4.5 Connection to Flash-MCU While programming a flash MCU the TH8061 should be disconnected from the MCU. This can be done via disconnecting the supply voltage from the TH8061 or by switching off with the EN pin. The reverse current supply of the IC via the RxD pin, if the connected MCU pin is used as normal signal input and programming input, must be inhibited via a decoupling diode. In this case the MCU must be supplied via the programming interface. Prog.-Data 10u...47u TH8061 VCC RESET TxD RxD Vhigh_RxD >= 4.7V at VCC = 5V Vlow_RxD = 0.8V 0.7V 47n...100n MCU Vhigh = 4V at VCC = 5V Figure 27 - Example circuitry for connection of RxD to MCU for flash programming The programming of the Flash is also possible via the LIN pin, if the MCU supports this kind of flash mode. TH8061 - Datasheet 3901008061 Page 27 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver 5. Operating during Disturbance 5.1 Operating without VSUP or GND The absence of VSUP or GND connection will not influence or disturb the communication between other bus nodes. No reverse supply of the IC can appear if without GND or VSUP connection the BUS pin is on VBAT level. 5.2 Short Circuit BUS against VBAT The reaction of the IC depends on the send state of the transceiver: - Recessive LIN bus is blocked, no influence to the TH8061 - Dominant Current limitation, thermal shut down of TH8061 if power dissipation will make an overrun of TJ 5.3 Short Circuit BUS against GND LIN bus is blocked. No influence on the TH8061. 5.4 Short Circuit TxD against GND The LIN transceiver is permanently in the dominant state, that means the whole LIN bus. This state can only be detected from the LIN controller. In this case the controller must switch off the LIN node via the EN input of the TH8061. A thermal shut down of TH8061 will appear if the power dissipation and will make an overrun of TJ. 5.5 TxD open The internal pull-up resistor forces the LIN node to the recessive state. The communication between the other bus-nodes will not be disturbed. 5.6 Short Circuit VCC against GND The VCC pin is protected via a current limitation. This state is comparable with the behaviour in the sleep mode. 5.7 Overload of VCC Thermal switch off The power dissipation is increasing if the load current is between IVCC_max and ILVCC. If the max junction temperature of >155C is reached, the IC will be switched off. The voltage regulator will also be switched off and a reset signal is forced. Over current If the current limitation is active the voltage on VCC drops down. If this voltage under-runs the threshold VRES, a reset will be forced. 5.8 Undervoltage VSUP, VCC The reset unit ensures the correct behaviour of the driver during under-voltage. The BUS pin generates the recessive state if VCC < VMRes. The inputs EN and TxD have pull-up and pull-down characteristics. If VMRes VCC 4.5V the TxD signal is transmitted to the bus. The receive mode is also active. 5.9 Short circuit RxD, RESET against GND or VCC Both outputs are short circuit proof to VCC and ground. TH8061 - Datasheet 3901008061 Page 28 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver 6. PIN Description VSUP EN GND BUS 1 8 VCC RESET TxD RxD 2 7 TH8061 3 6 4 5 Pin 1 2 3 4 5 6 7 8 Name VSUP EN GND BUS RxD TxD RESET VCC IO-Typ Supply voltage I Description Enable Input voltage regulator, HV-pull-down-Input, High-active Ground I/O O I O O LIN bus line Receive Output, 5V-push-pull 5V-Transmit Input, pull-up-Input Reset 5V-output, active low Regulator output 5V/50mA TH8061 - Datasheet 3901008061 Page 29 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver 7. Mechanical Specification Small Outline Integrated Circiut (SOIC), SOIC 8, 150 mil A1 B C D E e H h L A 0 8 0 8 ZD A2 All Dimension in mm, coplanarity < 0.1 mm min max min max 0.10 0.25 0.004 0.0098 0.36 0.46 0.19 0.25 4.80 4.98 0.189 0.196 3.81 3.99 0.150 0.157 1.27 5.80 6.20 0.25 0.50 0.41 1.27 0.016 0.050 1.52 1.72 0.060 0.068 0.53 1.37 1.57 0.054 0.062 All Dimension in inch, coplanarity < 0.004" 0.014 0.0075 0.018 0.0098 0.050 0.2284 0.0099 0.244 0.0198 0.021 TH8061 - Datasheet 3901008061 Page 30 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver 8. Tape and Reel Specification 8.1 Tape Specification max. 10 max. 10 IC pocket R n. mi Top View Sectional View T2 D0 T G1 K0 B1 S1 G2 T1 Cover Tape P1 B0 P0 P2 E < A0 > F W D1 Abwickelrichtung Standard Reel with diameter of 13" Package SOIC8 D0 1.5 +0.1 E 1.75 0.1 P0 4.0 0.1 P2 2.0 0.05 Tmax 0.6 Parts per Reel 2500 T1 max 0.1 G1 min 0.75 G2 min 0.75 B1 max 8.2 Width 12 mm D1 min 1.5 F 5.5 0.05 P1 4.0 0.1 Rmin 30 Pitch 8 mm T2 max 6.5 W 12.0 0.3 A0, B0, K0 can be calculated with package specification. Cover Tape width 9.2 mm. TH8061 - Datasheet 3901008061 Page 31 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver 8.2 Reel Specification W2 W1 B* D* A C N Amax 330 Width of half reel 4 mm 8 mm B* 2.0 0.5 Nmin 100,0 100,0 C 13.0 +0,5/-0,2 W1 4,4 8,4 D*min 20.2 W2 max 7,1 11,1 TH8061 - Datasheet 3901008061 Page 32 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver 9. ESD/EMC Remarks 9.1 General Remarks Electronic semiconductor products are sensitive to Electro Static Discharge (ESD). Always observe Electro Static Discharge control procedures whenever handling semiconductor products. 9.2 ESD-Test The TH8061 is tested according MIL883-3015.7 (human body model). 9.3 EMC The test on EMC impacts is done according to ISO 7637-1 for power supply pins and ISO 7637-3 for dataand signal pins. Power Supply pin VSUP: Testpulse 1 2 3a/b 5 Condition t1 = 5 s / US = -100 V / tD = 2 ms t1 = 0.5 s / US = 100 V / tD = 0.05 ms US = -150 V/ US = 100 V burst 100ns / 10 ms / 90 ms break Ri = 0.5 , tD = 400 ms Duration 5000 pulses 5000 pulses 1h 10 pulses every 1min tr = 0.1 ms / UP+US = 40 V Data- and signal pins EN, BUS: Testpulse 1 2 3a/b Condition t1 = 5 s / US = -100 V / tD = 2 ms t1 = 0.5 s / US = 100 V / tD = 0.05 ms US = -150 V/ US = 100 V burst 100ns / 10 ms / 90 ms break 1000 pulses 1000 pulses 1000 burst Duration TH8061 - Datasheet 3901008061 Page 33 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver 10. Revision History Version 1.0 1.2a 002 Changes Remark Preliminary Release First official release Date Sep. 2000 Feb. 2001 Aug. 2002 - General changes to new document layout Improved features description Added detailed block diagram Changed LIN Bus static and dynamic parameters to be conform to LIN specification 1.2 and future 1.3 Added static parameters for pin TxD and RxD Add timing diagram for slope time Improved functional description Added chapter "Operating during Disturbance" Added chapter "Application Hints" Added chapter "ESD/EMC Remarks" Added chapter "Reliability Information" Added chapter "Disclaimer" Added chapter "LIN System Parameters" Added chapter "Min/max slope time calculation" Added chapter "Revision History" Add compatibility to LIN 1.3 Changed ESR values in chapter 2.3 Static Characteristics Update of chapter 0 Add chapter "Tape and Reel Specification" Update of "Block diagram" Update of "Dynamic characteristic" with LIN 2.0 parameters Update of chapter "Initialisation" Update of chapter "Functional description TxD, RxD, Reset and EN" Update of chapter "Low drop regulator" Add chapter "Under voltage reset" Deleted chapter "Recommandations for system design" Delete of chapter "Min/Max slope time calculation" Complete rework of datasheet 003 004 005 006 - Sep. 2002 Nov. 2002 Jan. 2003 Sep.2003 007 Jun 2004 TH8061 - Datasheet 3901008061 Page 34 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver 11. Assembly Information This Melexis device is classified and qualified regarding soldering technology, solderability and moisture sensitivity level, as defined in this specification, according to following test methods: IPC/JEDEC J-STD-020 Moisture/Reflow Sensitivity Classification For Nonhermetic Solid State Surface Mount Devices (classification reflow profiles according to table 5-2) EIA/JEDEC JESD22-A113 Preconditioning of Nonhermetic Surface Mount Devices Prior to Reliability Testing (reflow profiles according to table 2) CECC00802 Standard Method For The Specification of Surface Mounting Components (SMDs) of Assessed Quality EIA/JEDEC JESD22-B106 Resistance to soldering temperature for through-hole mounted devices EN60749-15 Resistance to soldering temperature for through-hole mounted devices MIL 883 Method 2003 / EIA/JEDEC JESD22-B102 Solderability For all soldering technologies deviating from above mentioned standard conditions (regarding peak temperature, temperature gradient, temperature profile etc) additional classification and qualification tests have to be agreed upon with Melexis. The application of Wave Soldering for SMD's is allowed only after consulting Melexis regarding assurance of adhesive strength between device and board. Based on Melexis commitment to environmental responsibility, European legislation (Directive on the Restriction of the Use of Certain Hazardous substances, RoHS) and customer requests, Melexis has installed a roadmap to qualify their package families for lead free processes also. Various lead free generic qualifications are running, current results on request. For more information on Melexis lead free statement http://www.melexis.com/html/pdf/MLXleadfree-statement.pdf see quality page at our website: 12. Disclaimer Devices sold by Melexis are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. Melexis makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Melexis reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with Melexis for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by Melexis for each application. The information furnished by Melexis is believed to be correct and accurate. However, Melexis shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interrupt of business or indirect, special incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of Melexis' rendering of technical or other services. (c) 2002 Melexis NV. All rights reserved. TH8061 - Datasheet 3901008061 Page 35 of 36 June 2004 Rev 007 TH8061 Voltage Regulator with integrated LIN Transceiver Your notes For the latest version of this document. Go to our website at www.melexis.com Or for additional information contact Melexis Direct: Europe and Japan: Phone: +32 1367 0495 E-mail: sales_europe@melexis.com All other locations: Phone: +1 603 223 2362 E-mail: sales_usa@melexis.com ISO/TS16949 and ISO14001 Certified TH8061 - Datasheet 3901008061 Page 36 of 36 June 2004 Rev 007 |
Price & Availability of TH8061KDCA
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |