 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Freescale Semiconductor Data Sheet Document Number: MCF5475EC Rev. 4, 12/2007 MCF547x ColdFire(R) Microprocessor Supports MCF5470, MCF5471, MCF5472, MCF5473, MCF5474, and MCF5475 Features list: * ColdFire V4e Core - Limited superscalar V4 ColdFire processor core - Up to 266 MHz peak internal core frequency (410 MIPS [Dhrystone 2.1] @ 266 MHz) - Harvard architecture - 32-Kbyte instruction cache - 32-Kbyte data cache - Memory Management Unit (MMU) - Separate, 32-entry, fully-associative instruction and data translation lookahead buffers - Floating point unit (FPU) - Double-precision conforms to IEE-754 standard - Eight floating point registers * Internal master bus (XLB) arbiter - High performance split address and data transactions - Support for various parking modes * 32-bit double data rate (DDR) synchronous DRAM (SDRAM) controller - 66-133 MHz operation - Supports DDR and SDR DRAM - Built-in initialization and refresh - Up to four chip selects enabling up to one GB of external memory * Version 2.2 peripheral component interconnect (PCI) bus - 32-bit target and initiator operation - Support for up to five external PCI masters - 33-66 MHz operation with PCI bus to XLB divider ratios of 1:1, 1:2, and 1:4 * Flexible multi-function external bus (FlexBus) - Provides a glueless interface to boot flash/ROM, SRAM, and peripheral devices - Up to six chip selects - 33 - 66 MHz operation * Communications I/O subsystem - Intelligent 16 channel DMA controller - Up to two 10/100 Mbps fast Ethernet controllers (FECs) each with separate 2-Kbyte receive and transmit FIFOs - Universal serial bus (USB) version 2.0 device controller - Support for one control and six programmable MCF547x TEPBGA-388 27 mm x 27 mm * * * * * * * endpoints, interrupt, bulk, or isochronous - 4-Kbytes of shared endpoint FIFO RAM and 1 Kbyte of endpoint descriptor RAM - Integrated physical layer interface - Up to four programmable serial controllers (PSCs) each with separate 512-byte receive and transmit FIFOs for UART, USART, modem, codec, and IrDA 1.1 interfaces - I2C peripheral interface - DMA Serial Peripheral Interface (DSPI) Optional Cryptography accelerator module - Execution units for: - DES/3DES block cipher - AES block cipher - RC4 stream cipher - MD5/SHA-1/SHA-256/HMAC hashing - Random Number Generator 32-Kbyte system SRAM - Arbitration mechanism shares bandwidth between internal bus masters System integration unit (SIU) - Interrupt controller - Watchdog timer - Two 32-bit slice timers alarm and interrupt generation - Up to four 32-bit general-purpose timers, compare, and PWM capability - GPIO ports multiplexed with peripheral pins Debug and test features - ColdFire background debug mode (BDM) port - JTAG/ IEEE 1149.1 test access port PLL and clock generator - 30 to 66.67 MHz input frequency range Operating Voltages - 1.5V internal logic - 2.5V DDR SDRAM bus I/O - 3.3V PCI, FlexBus, and all other I/O Estimated power consumption - Less than 1.5W (388 PBGA) (c) Freescale Semiconductor, Inc., 2007. All rights reserved. Table of Contents 1 2 Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4 Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4 2.1 Operating Temperatures . . . . . . . . . . . . . . . . . . . . . . . . .4 2.2 Thermal Resistance . . . . . . . . . . . . . . . . . . . . . . . . . . . .4 DC Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . .5 Hardware Design Considerations . . . . . . . . . . . . . . . . . . . . . . .6 4.1 PLL Power Filtering. . . . . . . . . . . . . . . . . . . . . . . . . . . . .6 4.2 Supply Voltage Sequencing and Separation Cautions . .6 4.3 General USB Layout Guidelines . . . . . . . . . . . . . . . . . . .8 4.4 USB Power Filtering . . . . . . . . . . . . . . . . . . . . . . . . . . . .9 Output Driver Capability and Loading. . . . . . . . . . . . . . . . . . .10 PLL Timing Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . .11 Reset Timing Specifications . . . . . . . . . . . . . . . . . . . . . . . . . .12 FlexBus. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 8.1 FlexBus AC Timing Characteristics. . . . . . . . . . . . . . . .13 SDRAM Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15 9.1 SDR SDRAM AC Timing Characteristics . . . . . . . . . . .15 9.2 DDR SDRAM AC Timing Characteristics . . . . . . . . . . .18 PCI Bus. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21 Fast Ethernet AC Timing Specifications . . . . . . . . . . . . . . . . .22 11.1 MII/7-WIRE Interface Timing Specs . . . . . . . . . . . . . . .22 11.2 MII Transmit Signal Timing . . . . . . . . . . . . . . . . . . . . . .23 11.3 MII Async Inputs Signal Timing (CRS, COL) . . . . . . . .24 11.4 MII Serial Management Channel Timing (MDIO,MDC).24 General Timing Specifications . . . . . . . . . . . . . . . . . . . . . . . .25 I2C Input/Output Timing Specifications. . . . . . . . . . . . . . . . . .25 JTAG and Boundary Scan Timing. . . . . . . . . . . . . . . . . . . . . .26 DSPI Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . .29 Timer Module AC Timing Specifications . . . . . . . . . . . . . . . . .29 Case Drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30 Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32 Figure 15.DDR Clock Timing Diagram . . . . . . . . . . . . . . . . . . . . Figure 16.DDR Write Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . Figure 17.DDR Read Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . Figure 18.PCI Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Figure 19.MII Receive Signal Timing Diagram. . . . . . . . . . . . . . Figure 20.MII Transmit Signal Timing Diagram . . . . . . . . . . . . . Figure 21.MII Async Inputs Timing Diagram . . . . . . . . . . . . . . . Figure 22.MII Serial Management Channel TIming Diagram. . . Figure 23.I2C Input/Output Timings . . . . . . . . . . . . . . . . . . . . . . Figure 24.Test Clock Input Timing . . . . . . . . . . . . . . . . . . . . . . . Figure 25.Boundary Scan (JTAG) Timing . . . . . . . . . . . . . . . . . Figure 26.Test Access Port Timing . . . . . . . . . . . . . . . . . . . . . . Figure 27.TRST Timing Debug AC Timing Specifications . . . . . Figure 28.Real-Time Trace AC Timing . . . . . . . . . . . . . . . . . . . . Figure 29.BDM Serial Port AC Timing . . . . . . . . . . . . . . . . . . . . Figure 30.DSPI Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Figure 31.388-pin BGA Case Outline. . . . . . . . . . . . . . . . . . . . . 18 20 21 22 23 23 24 24 26 27 27 27 27 28 28 29 31 3 4 5 6 7 8 9 10 11 List of Tables Table 1. Absolute Maximum Ratings. . . . . . . . . . . . . . . . . . . . . . 4 Table 2. Operating Temperatures . . . . . . . . . . . . . . . . . . . . . . . . 4 Table 3. Thermal Resistance. . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Table 4. DC Electrical Specifications. . . . . . . . . . . . . . . . . . . . . . 5 Table 5. USB Filter Circuit Values . . . . . . . . . . . . . . . . . . . . . . . . 9 Table 6. I/O Driver Capability . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Table 7. Clock Timing Specifications. . . . . . . . . . . . . . . . . . . . . 11 Table 8. MCF547x Divide Ratio Encodings. . . . . . . . . . . . . . . . 11 Table 9. Reset Timing Specifications . . . . . . . . . . . . . . . . . . . . 12 Table 10.FlexBus AC Timing Specifications. . . . . . . . . . . . . . . . 13 Table 11.SDR Timing Specifications . . . . . . . . . . . . . . . . . . . . . 16 Table 12.DDR Clock Crossover Specifications . . . . . . . . . . . . . 18 Table 13.DDR Timing Specifications . . . . . . . . . . . . . . . . . . . . . 18 Table 14.PCI Timing Specifications . . . . . . . . . . . . . . . . . . . . . . 21 Table 15.MII Receive Signal Timing . . . . . . . . . . . . . . . . . . . . . . 23 Table 16.MII Transmit Signal Timing . . . . . . . . . . . . . . . . . . . . . 23 Table 17.MII Transmit Signal Timing . . . . . . . . . . . . . . . . . . . . . 24 Table 18.MII Serial Management Channel Signal Timing . . . . . 24 Table 19.General AC Timing Specifications . . . . . . . . . . . . . . . . 25 Table 20.I2C Input Timing Specifications between SCL and SDA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Table 21. I2C Output Timing Specifications between SCL and SDA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Table 22.JTAG and Boundary Scan Timing . . . . . . . . . . . . . . . . 26 Table 23.Debug AC Timing Specifications . . . . . . . . . . . . . . . . . 28 Table 24.DSPI Modules AC Timing Specifications. . . . . . . . . . . 29 Table 25.Timer Module AC Timing Specifications . . . . . . . . . . . 29 12 13 14 15 16 17 18 List of Figures Figure 1. MCF547X Block Diagram . . . . . . . . . . . . . . . . . . . . . . . 3 Figure 2. System PLL VDD Power Filter . . . . . . . . . . . . . . . . . . . . 6 Figure 3. Supply Voltage Sequencing and Separation Cautions . 7 Figure 4. Preferred VBUS Connections . . . . . . . . . . . . . . . . . . . . 8 Figure 5. Alternate VBUS Connections . . . . . . . . . . . . . . . . . . . . 8 Figure 6. USB VDD Power Filter . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Figure 7. USBRBIAS Connection. . . . . . . . . . . . . . . . . . . . . . . . 10 Figure 8. Input Clock Timing Diagram . . . . . . . . . . . . . . . . . . . . 11 Figure 9. CLKIN, Internal Bus, and Core Clock Ratios . . . . . . . 11 Figure 10.Reset Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Figure 11.FlexBus Read Timing . . . . . . . . . . . . . . . . . . . . . . . . 14 Figure 12.FlexBus Write Timing . . . . . . . . . . . . . . . . . . . . . . . . 15 Figure 13.SDR Write Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Figure 14.SDR Read Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 MCF547x ColdFire(R) Microprocessor, Rev. 4 2 Freescale Semiconductor ColdFire V4e Core MMU, FPU EMAC 32K I-cache 32K D-Cache PLL DDR SDRAM Interface FlexBus Interface XL Bus Arbiter XL Bus Master/Slave Interface Cryptography Accelerator*** Crypto R/W Memory Controller FlexBus Controller Interrupt Controller Watchdog Timer Slice Timers x 2 GP PCI 2.2 Controller Perpheral I/O Interface & Ports Slave Timers x 4 Bus 32K System SRAM Read Write DMA DMA XL Bus Read/Write Multi-Channel DMA Master Bus Interface & FIFOs CommBus PCI Interface & FIFOs DSPI I2C PSC x 4 FEC1 FEC2** USB 2.0 DEVICE* Perpheral Communications I/O Interface & Ports USB 2.0 PHY* Figure 1. MCF547X Block Diagram MCF547x ColdFire(R) Microprocessor, Rev. 4 Freescale Semiconductor 3 PCI I/O Interface & Ports Communications I/O Subsystem System Integration Unit Maximum Ratings 1 Maximum Ratings Table 1. Absolute Maximum Ratings Rating External (I/O pads) supply voltage (3.3-V power pins) Internal logic supply voltage Memory (I/O pads) supply voltage (2.5-V power pins) PLL supply voltage Internal logic supply voltage, input voltage level Storage temperature range Symbol EVDD IVDD SD VDD PLL VDD Vin Tstg Value -0.3 to +4.0 -0.5 to +2.0 -0.3 to +4.0 SDR Memory -0.3 to +2.8 DDR Memory -0.5 to +2.0 -0.5 to +3.6 -55 to +150 Units V V V V V oC Table 1 lists maximum and minimum ratings for supply and operating voltages and storage temperature. Operating outside of these ranges may cause erratic behavior or damage to the processor. 2 2.1 Thermal Characteristics Operating Temperatures Table 2. Operating Temperatures Characteristic Maximum operating junction temperature Maximum operating ambient temperature Minimum operating ambient temperature 1 Table 2 lists junction and ambient operating temperatures. Symbol Tj TAmax TAmin Value 105 <701 -0 Units oC oC oC This published maximum operating ambient temperature should be used only as a system design guideline. All device operating parameters are guaranteed only when the junction temperature lies within the specified range. 2.2 Thermal Resistance Table 3. Thermal Resistance Characteristic 324 pin TEPBGA -- Junction to ambient, natural convection 388 pin TEPBGA -- Junction to ambient, natural convection Four layer board (2s2p) Four layer board (2s2p) Symbol JMA JMA Value 20-221,2 191,2 Unit C/W C/W Table 3 lists thermal resistance values. MCF547x ColdFire(R) Microprocessor, Rev. 4 4 Freescale Semiconductor DC Electrical Specifications Table 3. Thermal Resistance (continued) Characteristic Junction to ambient (@200 ft/min) Junction to board Junction to case Junction to top of package 1 Symbol Four layer board (2s2p) -- -- Natural convection JMA JB JC jt Value 161,2 113 7 4 Unit C/W C/W C/W C/W 21,5 2 3 4 5 JA and jt parameters are simulated in accordance with EIA/JESD Standard 51-2 for natural convection. Freescale recommends the use of JA and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the jt parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2. Per JEDEC JESD51-6 with the board horizontal. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1). Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT. 3 DC Electrical Specifications Table 4 lists DC electrical operating temperatures. This table is based on an operating voltage of EVDD = 3.3 VDC 0.3 VDC and IVDD of 1.5 0.07 VDC. Table 4. DC Electrical Specifications Characteristic External (I/O pads) operation voltage range Memory (I/O pads) operation voltage range (DDR Memory) Internal logic operation voltage range PLL Analog operation voltage range1 1 Symbol EVDD SD VDD IVDD PLL VDD USB_OSVDD USBVDD USB_PHYVDD USB_OSCAVDD USB_PLLVDD VIH VIL VIH VIL Min 3.0 2.30 1.43 1.43 3.0 3.0 3.0 1.43 1.43 VREF + 0.3 VSS - 0.3 0.7 x EVDD VSS - 0.3 Max 3.6 2.70 1.58 1.58 3.6 3.6 3.6 1.58 1.58 SD VDD + 0.3 VREF - 0.3 EVDD + 0.3 0.35 x EVDD Units V V V V V V V V V V V V V USB oscillator operation voltage range USB digital logic operation voltage range USB PHY operation voltage range USB oscillator analog operation voltage range USB PLL operation voltage range Input high voltage SSTL 3.3V/2.5V2 2 Input low voltage SSTL 3.3V/2.5V Input high voltage 3.3V I/O pins Input low voltage 3.3V I/O pins MCF547x ColdFire(R) Microprocessor, Rev. 4 Freescale Semiconductor 5 Hardware Design Considerations Table 4. DC Electrical Specifications (continued) Characteristic Output high voltage IOH = 8 mA, 16 mA,24 mA Output low voltage IOL = 8 mA, 16 mA,24 Capacitance , Vin = 0 V, f = 1 MHz Input leakage current 1 3 Symbol VOH VOL CIN Iin Min 2.4 -- -- -1.0 Max -- 0.5 TBD 1.0 Units V V pF A mA5 IVDD and PLL VDD should be at the same voltage. PLL VDD should have a filtered input. Please see Figure 2 for an example circuit. There are three PLL VDD inputs. A filter circuit should used on each PLL VDD input. 2 This specification is guaranteed by design and is not 100% tested. 3 Capacitance CIN is periodically sampled rather than 100% tested. 4 4.1 Hardware Design Considerations PLL Power Filtering To further enhance noise isolation, an external filter is strongly recommended for PLL analog VDD pins. The filter shown in Figure 2 should be connected between the board VDD and the PLL VDD pins. The resistor and capacitors should be placed as close to the dedicated PLL VDD pin as possible. 10 Board VDD 10 F 0.1 F PLL VDD Pin GND Figure 2. System PLL VDD Power Filter 4.2 Supply Voltage Sequencing and Separation Cautions Figure 3 shows situations in sequencing the I/O VDD (EVDD), SDRAM VDD (SD VDD), PLL VDD (PLL VDD), and Core VDD (IVDD). MCF547x ColdFire(R) Microprocessor, Rev. 4 6 Freescale Semiconductor Hardware Design Considerations DC Power Supply Voltage 3.3V Supplies Stable 2.5V EVDD, SD VDD (3.3V) SD VDD (2.5V) 1.5V 1 IVDD, PLL VDD 2 0 Time NOTES: 1. IVDD should not exceed EVDD or SD VDD by more than 0.4V at any time, including power-up. 2. Recommended that IVDD/PLL VDD should track EVDD/SD VDD up to 0.9V, then separate for completion of ramps. 3. Input voltage must not be greater than the supply voltage (EVDD, SD VDD, IVDD, or PLL VDD) by more than 0.5V at any time, including during power-up. 4. Use 1 microsecond or slower rise time for all supplies. Figure 3. Supply Voltage Sequencing and Separation Cautions The relationship between SD VDD and EVDD is non-critical during power-up and power-down sequences. SD VDD (2.5V or 3.3V) and EVDD are specified relative to IVDD. 4.2.1 Power Up Sequence If EVDD/SD VDD are powered up with the IVDD at 0V, the sense circuits in the I/O pads cause all pad output drivers connected to the EVDD/SD VDD to be in a high impedance state. There is no limit to how long after EVDD/SD VDD powers up before IVDD must power up. IVDD should not lead the EVDD, SD VDD, or PLL VDD by more than 0.4V during power ramp up or there is high current in the internal ESD protection diodes. The rise times on the power supplies should be slower than 1 microsecond to avoid turning on the internal ESD protection clamp diodes. The recommended power up sequence is as follows: 1. 2. Use 1 microsecond or slower rise time for all supplies. IVDD/PLL VDD and EVDD/SD VDD should track up to 0.9V, then separate for the completion of ramps with EVDD/SD VDD going to the higher external voltages. One way to accomplish this is to use a low drop-out voltage regulator. 4.2.2 Power Down Sequence If IVDDPLL VDD are powered down first, sense circuits in the I/O pads cause all output drivers to be in a high impedance state. There is no limit on how long after IVDD and PLL VDD power down before EVDD or SD VDD must power down. IVDD should not lag EVDD, SD VDD, or PLL VDD going low by more than 0.4V during power down or there is undesired high current in the ESD protection diodes. There are no requirements for the fall times of the power supplies. The recommended power down sequence is as follows: 1. 2. Drop IVDD/PLL VDD to 0V Drop EVDD/SD VDD supplies MCF547x ColdFire(R) Microprocessor, Rev. 4 Freescale Semiconductor 7 Hardware Design Considerations 4.3 4.3.1 1. 2. 3. 4. General USB Layout Guidelines USB D+ and D- High-Speed Traces High speed clock and the USBD+ and USBD- differential pair should be routed first. Route USBD+ and USBD- signals on the top layer of the board. The trace width and spacing of the USBD+ and USBD- signals should be such that the differential impedance is 90. Route traces over continuous planes (power and ground)--they should not pass over any power/ground plane slots or anti-etch. When placing connectors, make sure the ground plane clear-outs around each pin have ground continuity between all pins. Maintain the parallelism (skew matched) between USBD+ and USBD-. These traces should be the same overall length. Do not route USBD+ and USBD- traces under oscillators or parallel to clock traces and/or data buses. Minimize the lengths of high speed signals that run parallel to the USBD+ and USBD- pair. Maintain a minimum 50mil spacing to clock signals. Keep USBD+ and USBD- traces as short as possible. Route USBD+, USBD-, and USBVBUS signals with a minimum amount of vias and corners. Use 45 turns. Stubs should be avoided as much as possible. If they cannot be avoided, stubs should be no greater than 200mils. 5. 6. 7. 8. 9. 4.3.2 USB VBUS Traces Connecting the USBVBUS pin directly to the 5V VBUS signal from the USB connector can cause long-term reliability problems in the ESD network of the processor. Therefore, use of an external voltage divider for VBUS is recommended. Figure 4 and Figure 5 depict possible connections for VBUS. Point A, marked in each figure, is where a 5V version of VBUS should connect. Point B, marked in each figure, is where a 3.3V version of VBUS should connect to the USBVBUS pin on the device. (5V) A 8.2k (3.3V) B 20k MCF547x 50k 50k Figure 4. Preferred VBUS Connections MCF547x 50k 50k (5V) A 50k (3.3V) B Figure 5. Alternate VBUS Connections 4.3.3 USB Receptacle Connections It is recommended to connect the shield and the ground pin of the B USB receptacle for upstream ports to the board ground plane. The ground pin of the A USB receptacles for downstream ports should also be connected to the board ground plane, but industry practice varies widely on the connection of the shield of the A USB receptacles to other system grounds. Take precautions for control of ground loops between hosts and self-powered USB devices through the cable shield. MCF547x ColdFire(R) Microprocessor, Rev. 4 8 Freescale Semiconductor Hardware Design Considerations 4.4 * * * * * USB Power Filtering The resistor and capacitors should be placed as close to the dedicated USB VDD pin as possible. A separate filter circuit should be included for each USB VDD pin, a total of five circuits. All traces should be as low impedance as possible, especially ground pins to the ground plane. The filter for USB_PHYVDD to VSS should be connected to the power and ground planes, respectively, not fingers of the planes. In addition to keeping the filter components for the USB_PLLVDD as close as practical to the body of the processor as previously mentioned, special care should be taken to avoid coupling switching power supply noise or digital switching noise onto the portion of that supply between the filter and the processor. The capacitors for C2 in the table below should be rated X5R or better due to temperature performance. R1 Board EVDD/IVDD C1 C2 USB VDD Pin To minimize noise, an external filter is required for each of the USB power pins. The filter shown in Figure 6 should be connected between the board EVDD or IVDD and each of the USB VDD pins. * GND Figure 6. USB VDD Power Filter NOTE In addition to the above filter circuitry, a 0.01 F capacitor is also recommended in parallel with those shown. Table 5 lists the resistor values and supply voltages to be used in the circuit for each of the USB VDD pins. Table 5. USB Filter Circuit Values USB VDD Pin USBVDD (Bias generator supply) USB_PHYVDD (Main transceiver supply) USB_PLLVDD (PLL supply) USB_OSCVDD (Oscillator supply) USB_OSCAVDD (Oscillator analog supply) Nominal Voltage 3.3V 3.3V 1.5V 3.3V 1.5V R1 () 10 0 10 0 0 C1 (F) 10 10 1 10 10 C2 (F) 0.1 0.1 0.1 0.1 0.1 MCF547x ColdFire(R) Microprocessor, Rev. 4 Freescale Semiconductor 9 Output Driver Capability and Loading 4.4.1 Bias Resistor USBRBIAS 9.1k The USBRBIAS resistor should be placed as close to the dedicated USB 2.0 pins as possible. The tolerance should be 1%. Figure 7. USBRBIAS Connection 5 Output Driver Capability and Loading Table 6. I/O Driver Capability1 Signal SDRAMC (SDADDR[12:0], SDDATA[31:0], RAS, CAS, SDDM[3:0], SDWE, SDBA[1:0] SDRAMC DQS and clocks (SDDQS[3:0], SDRDQS, SDCLK[1:0], SDCLK[1:0], SDCKE) SDRAMC chip selects (SDCS[3:0]) FlexBus (AD[31:0], FBCS[5:0], ALE, R/W, BE/BWE[3:0], OE) FEC (EnMDIO, EnMDC, EnTXEN, EnTXD[3:0], EnTXER Timer (TOUT[3:0]) DACK[1:0] PSC (PSCnTXD[3:0], PSCnRTS/PSCnFSYNC, DSPI (DSPISOUT, DSPICS0/SS, DSPICS[2:3], DSPICS5/PCSS) PCI (PCIAD[31:0], PCIBG[4:1], PCIBG0/PCIREQOUT, PCIDEVSEL, PCICXBE[3:0], PCIFRM, PCIPERR, PCIRESET, PCISERR, PCISTOP, PCIPAR, PCITRDY, PCIIRDY I2C (SCL, SDA) BDM (PSTCLK, PSTDDATA[7:0], DSO/TDO, RSTO 1 Table 6 lists values for drive capability and output loading. Drive Output Capability Load (CL) 24 mA 24 mA 24 mA 16 mA 8 mA 8 mA 8 mA 8 mA 24 mA 16 mA 15 pF 15 pF 15 pF 30 pF 15 pF 50 pF 30 pF 30 pF 50 pF 50 pF 8 mA 8 mA 8 mA 50 pF 25 pF 50 pF The device's pads have balanced sink and source current. The drive capability is the same as the sink capability. MCF547x ColdFire(R) Microprocessor, Rev. 4 10 Freescale Semiconductor PLL Timing Specifications 6 PLL Timing Specifications Table 7. Clock Timing Specifications Num C1 C2 C3 C4 Cycle time Rise time (20% of Vdd to 80% of vdd) Fall time (80% of Vdd to 20% of Vdd) Duty cycle (at 50% of Vdd) Characteristic Min 15.0 -- -- 40 Max 40 2 2 60 Units ns ns ns % The specifications in Table 7 are for the CLKIN pin. C1 CLKIN C4 C4 C3 C2 Figure 8. Input Clock Timing Diagram Table 8 shows the supported PLL encodings. Table 8. MCF547x Divide Ratio Encodings AD[12:8]1 00011 00101 01111 1 2 Clock Ratio 1:2 1:2 1:4 CLKIN--PCI and FlexBus Frequency Range (MHz) 41.67-66.66 25.0-44.42 25.0-33.3 Internal XLB, SDRAM Bus, and PSTCLK Frequency Range (MHz) 83.33-133.33 50.0-88.832 100-133.33 Core Frequency Range (MHz) 166.66-266.66 100.0-177.66 200-266.66 All other values of AD[12:8] are reserved. DDR memories typically have a minimum speed of 83 MHz. Some vendors specifiy down to 75 MHz. Check with the memory component specifications to verify. Figure 9 correlates CLKIN, internal bus, and core clock frequencies for the 1x-4x multipliers. CLKIN 2x 25.0 66.66 4x 25.0 33.33 25 50 70 CLKIN (MHz) 30 100.0 50.0 133.33 2x 133.33 60 80 Internal Clock 2x 100.0 266.66 Core Clock 200.0 266.66 50 70 90 110 130 Internal Clock (MHz) 100 120 140 160 180 200 220 240 260 Core Clock (MHz) Figure 9. CLKIN, Internal Bus, and Core Clock Ratios MCF547x ColdFire(R) Microprocessor, Rev. 4 Freescale Semiconductor 11 Reset Timing Specifications 7 Reset Timing Specifications Table 9. Reset Timing Specifications 66 MHz CLKIN Num R11 R2 R3 Characteristic Min Valid to CLKIN (setup) CLKIN to invalid (hold) RSTI to invalid (hold) RSTI pulse duration 1 Table 9 lists specifications for the reset timing parameters shown in Figure 10 Units Max -- -- -- -- ns ns ns CLKIN cycles 8 1.0 1.0 5 RSTI and FlexBus data lines are synchronized internally. Setup and hold times must be met only if recognition on a particular clock is required. Figure 10 shows reset timing for the values in Table 9. CLKIN R1 RSTI R2 Mode Select FlexBus R1 R3 NOTE: Mode selects are registered on the rising clock edge before the cycle in which RSTI is recognized as being negated. Figure 10. Reset Timing 8 FlexBus A multi-function external bus interface called FlexBus is provided on the MCF5472 with basic functionality to interface to slave-only devices up to a maximum bus frequency of 66 MHz. It can be directly connected to asynchronous or synchronous devices such as external boot ROMs, flash memories, gate-array logic, or other simple target (slave) devices with little or no additional circuitry. For asynchronous devices, a simple chip-select based interface can be used. The FlexBus interface has six general purpose chip-selects (FBCS[5:0]). Chip-select FBCS0 can be dedicated to boot ROM access and can be programmed to be byte (8 bits), word (16 bits), or longword (32 bits) wide. Control signal timing is compatible with common ROM / flash memories. MCF547x ColdFire(R) Microprocessor, Rev. 4 12 Freescale Semiconductor FlexBus 8.1 FlexBus AC Timing Characteristics Table 10. FlexBus AC Timing Specifications Num Frequency of Operation FB1 FB2 FB3 FB4 FB5 FB6 FB7 FB8 FB9 1 2 3 4 5 The following timing numbers indicate when data is latched or driven onto the external bus, relative to the system clock. Characteristic Min 25 15.15 -- 1 3.5 0 4 0 -- 0 Max 66 40 7.0 -- -- -- -- -- 7.0 -- Unit Mhz ns ns ns ns ns ns ns ns ns Notes 1 2 3 Clock Period (CLKIN) Address, Data, and Control Output Valid (AD[31:0], FBCS[5:0], R/W, ALE, TSIZ[1:0], BE/BWE[3:0], OE, and TBST) Address, Data, and Control Output Hold ((AD[31:0], FBCS[5:0], R/W, ALE, TSIZ[1:0], BE/BWE[3:0], OE, and TBST) Data Input Setup Data Input Hold Transfer Acknowledge (TA) Input Setup Transfer Acknowledge (TA) Input Hold Address Output Valid (PCIAD[31:0]) Address Output Hold (PCIAD[31:0]) 3, 4 5 5 The frequency of operation is the same as the PCI frequency of operation. The MCF547X supports a single external reference clock (CLKIN). This signal defines the frequency of operation for FlexBus and PCI. Max cycle rate is determined by CLKIN and how the user has the system PLL configured. Timing for chip selects only applies to the FBCS[5:0] signals. Please see Section 9.2, "DDR SDRAM AC Timing Characteristics" for SDCS[3:0] timing. The FlexBus supports programming an extension of the address hold. Please consult the MCF547X specification manual for more information. These specs are used when the PCIAD[31:0] signals are configured as 32-bit, non-muxed FlexBus address signals. MCF547x ColdFire(R) Microprocessor, Rev. 4 Freescale Semiconductor 13 FlexBus CLKIN FB1 FB3 AD[X:0] FB2 A[X:0] FB5 AD[31:Y] A[31:Y] DATA R/W FB4 ALE TSIZ[1:0] TSIZ[1:0] FBCSn, BE/BWEn FB7 OE FB6 TA Figure 11. FlexBus Read Timing MCF547x ColdFire(R) Microprocessor, Rev. 4 14 Freescale Semiconductor SDRAM Bus CLKIN FB1 FB3 AD[X:0] FB2 A[X:0] FB3 AD[31:Y] A[31:Y] DATA R/W ALE TSIZ[1:0] TSIZ[1:0] FBCSn, BE/BWEn FB7 OE FB6 TA Figure 12. FlexBus Write Timing 9 SDRAM Bus The SDRAM controller supports accesses to main SDRAM memory from any internal master. It supports standard SDRAM or double data rate (DDR) SDRAM, but it does not support both at the same time. The SDRAM controller uses SSTL2 and SSTL3 I/O drivers. Both SSTL drive modes are programmable for Class I or Class II drive strength. 9.1 SDR SDRAM AC Timing Characteristics The following timing numbers indicate when data is latched or driven onto the external bus, relative to the memory bus clock, when operating in SDR mode on write cycles and relative to SDR_DQS on read cycles. The MCF547x SDRAM controller is a DDR controller that has an SDR mode. Because it is designed to support DDR, a DQS pulse must be supplied to the MCF547x for each data beat of an SDR read. The MCF547x accomplishes this by asserting a signal called SDR_DQS during read cycles. Care must be taken during board design to adhere to the following guidelines and specs with regard to the SDR_DQS signal and its usage. MCF547x ColdFire(R) Microprocessor, Rev. 4 Freescale Semiconductor 15 SDRAM Bus Table 11. SDR Timing Specifications Symbol Characteristic Frequency of Operation SD1 SD2 SD3 SD4 SD5 SD6 SD7 SD8 SD9 SD10 SD11 SD12 SD13 1 Min 0 7.52 Max 133 12 TBD Unit Mhz ns Notes 1 2 Clock Period (tCK) Clock Skew (tSK) Pulse Width High (tCKH) Pulse Width Low (tCKL) Address, CKE, CAS, RAS, WE, BA, CS - Output Valid (tCMV) Address, CKE, CAS, RAS, WE, BA, CS - Output Hold (tCMH) SDRDQS Output Valid (tDQSOV) SDDQS[3:0] input setup relative to SDCLK (tDQSIS) SDDQS[3:0] input hold relative to SDCLK (tDQSIH) Data Input Setup relative to SDCLK (reference only) (tDIS) Data Input Hold relative to SDCLK (reference only) (tDIH) Data and Data Mask Output Valid (tDV) Data and Data Mask Output Hold (tDH) 0.45 0.45 0.55 0.55 0.5 x SDCLK + 1.0ns SDCLK SDCLK ns ns 3 4 2.0 Self timed 0.25 x SDCLK 0.40 x SDCLK ns ns 5 6 7 8 Does not apply. 0.5 SDCLK fixed width. 0.25 x SDCLK 1.0 0.75 x SDCLK +0.500ns 1.5 ns ns ns ns 2 3 4 5 6 7 8 The frequency of operation is 2x or 4x the CLKIN frequency of operation. The MCF547X supports a single external reference clock (CLKIN). This signal defines the frequency of operation for FlexBus and PCI, but SDRAM clock operates at the same frequency as the internal bus clock. Please see the PLL chapter of the MCF547X Reference Manual for more information on setting the SDRAM clock rate. SDCLK is one SDRAM clock in (ns). Pulse width high plus pulse width low cannot exceed min and max clock period. Pulse width high plus pulse width low cannot exceed min and max clock period. SDR_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This is a guideline only. Subtle variation from this guideline is expected. SDR_DQS only pulses during a read cycle and one pulse occurs for each data beat. SDR_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This spec is a guideline only. Subtle variation from this guideline is expected. SDR_DQS only pulses during a read cycle and one pulse occurs for each data beat. The SDR_DQS pulse is designed to be 0.5 clock in width. The timing of the rising edge is most important. The falling edge does not affect the memory controller. Because a read cycle in SDR mode uses the DQS circuit within the MCF547X, it is most critical that the data valid window be centered 1/4 clk after the rising edge of DQS. Ensuring that this happens results in successful SDR reads. The input setup spec is provided as guidance. MCF547x ColdFire(R) Microprocessor, Rev. 4 16 Freescale Semiconductor SDRAM Bus SD2 SDCLK0 SD2 SDCLK1 SD6 SDCSn,SDWE, RAS, CAS SD5 SDADDR, SDBA[1:0] ROW COL SD12 SDDM SD13 SDDATA WD1 WD2 WD3 WD4 CMD SD4 SD1 SD3 Figure 13. SDR Write Timing SD2 SDCLK0 SD2 SDCLK1 SD6 SDCSn,SDWE, RAS, CAS SD5 SDADDR, SDBA[1:0] ROW COL tDQS SDDM SD7 SDRQS (Measured at Output Pin) Board Delay SDDQS (Measured at Input Pin) Board Delay Delayed SDCLK SD10 SDDATA form Memories NOTE: Data driven from memories relative to delayed memory clock. SD11 WD1 WD2 WD3 WD4 SD8 SD9 CMD 3/4 MCLK Reference SD1 Figure 14. SDR Read Timing MCF547x ColdFire(R) Microprocessor, Rev. 4 Freescale Semiconductor 17 SDRAM Bus 9.2 DDR SDRAM AC Timing Characteristics When using the DDR SDRAM controller, the following timing numbers must be followed to properly latch or drive data onto the memory bus. All timing numbers are relative to the four DQS byte lanes. Table 12shows the DDR clock crossover specifications. Table 12. DDR Clock Crossover Specifications Symbol VMP VOUT VID VIX 1 Characteristic Clock output mid-point voltage Clock output voltage level Clock output differential voltage (peak to peak swing) Clock crossing point voltage 1 Min 1.05 -0.3 0.7 1.05 Max 1.45 SD_VDD + 0.3 SD_VDD + 0.6 1.45 Unit V V V V The clock crossover voltage is only guaranteed when using the highest drive strength option for the SDCLK[1:0] and SDCLK[1:0] signals. SDCLK VIX VMP VIX SDCLK VID Figure 15. DDR Clock Timing Diagram Table 13. DDR Timing Specifications Symbol Characteristic Frequency of Operation DD1 DD2 DD3 DD4 DD5 DD6 DD7 DD8 DD9 DD10 DD11 DD12 Clock Period (tCK) Pulse Width High (tCKH) Pulse Width Low (tCKL) Address, SDCKE, CAS, RAS, WE, SDBA, SDCS--Output Valid (tCMV) Address, SDCKE, CAS, RAS, WE, SDBA, SDCS--Output Hold (tCMH) Write Command to first DQS Latching Transition (tDQSS) Data and Data Mask Output Setup (DQ->DQS) Relative to DQS (DDR Write Mode) (tQS) Data and Data Mask Output Hold (DQS->DQ) Relative to DQS (DDR Write Mode) (tQH) Input Data Skew Relative to DQS (Input Setup) (tIS) Input Data Hold Relative to DQS (tIH) DQS falling edge to SDCLK rising (output setup time) (tDSS) DQS falling edge from SDCLK rising (output hold time) (tDSH) 0.25 x SDCLK + 0.5ns 0.5 0.5 Min 501 7.52 0.45 0.45 -- 2.0 -- 1.0 1.0 Max 133 12 0.55 0.55 0.5 x SDCLK + 1.0 ns -- 1.25 -- -- 1 -- -- -- Unit MHz ns SDCLK SDCLK ns ns SDCLK ns ns ns ns ns ns 7 8 9 Notes 2 3 4 5 6 10 11 MCF547x ColdFire(R) Microprocessor, Rev. 4 18 Freescale Semiconductor SDRAM Bus Table 13. DDR Timing Specifications (continued) Symbol DD13 DD14 DD15 DD16 1 2 Characteristic DQS input read preamble width (tRPRE) DQS input read postamble width (tRPST) DQS output write preamble width (tWPRE) DQS output write postamble width (tWPST) Min 0.9 0.4 0.25 0.4 Max 1.1 0.6 -- 0.6 Unit SDCLK SDCLK SDCLK SDCLK Notes DDR memories typically have a minimum speed specification of 83 MHz. Check memory component specifications to verify. The frequency of operation is 2x or 4x the CLKIN frequency of operation. The MCF547X supports a single external reference clock (CLKIN). This signal defines the frequency of operation for FlexBus and PCI, but SDRAM clock operates at the same frequency as the internal bus clock. Please see the reset configuration signals description in the "Signal Descriptions" chapter within the MCF547x Reference Manual. 3 SDCLK is one memory clock in (ns). 4 Pulse width high plus pulse width low cannot exceed max clock period. 5 Pulse width high plus pulse width low cannot exceed max clock period. 6 Command output valid should be 1/2 the memory bus clock (SDCLK) plus some minor adjustments for process, temperature, and voltage variations. 7 This specification relates to the required input setup time of today's DDR memories. SDDATA[31:24] is relative to SDDQS3, SDDATA[23:16] is relative to SDDQS2, SDDATA[15:8] is relative to SDDQS1, and SDDATA[7:0] is relative SDDQS0. 8 The first data beat is valid before the first rising edge of SDDQS and after the SDDQS write preamble. The remaining data beats is valid for each subsequent SDDQS edge. 9 This specification relates to the required hold time of today's DDR memories. SDDATA[31:24] is relative to SDDQS3, SDDATA[23:16] is relative to SDDQS2, SDDATA[15:8] is relative to SDDQS1, and SDDATA[7:0] is relative SDDQS0. 10 Data input skew is derived from each SDDQS clock edge. It begins with a SDDQS transition and ends when the last data line becomes valid. This input skew must include DDR memory output skew and system level board skew (due to routing or other factors). 11 Data input hold is derived from each SDDQS clock edge. It begins with a SDDQS transition and ends when the first data line becomes invalid. MCF547x ColdFire(R) Microprocessor, Rev. 4 Freescale Semiconductor 19 SDRAM Bus DD1 SDCLK0 DD3 SDCLK1 DD2 SDCLK0 SDCLK1 DD5 SDCSn,SDWE, RAS, CAS DD4 SDADDR, SDBA[1:0] ROW COL DD7 SDDM DD8 SDDQS DD7 SDDATA WD1 WD2 WD3 WD4 DD8 CMD DD6 Figure 16. DDR Write Timing MCF547x ColdFire(R) Microprocessor, Rev. 4 20 Freescale Semiconductor PCI Bus DD1 SDCLK0 DD3 SDCLK1 DD2 SDCLK0 SDCLK1 DD5 SDCSn,SDWE, RAS, CAS DD4 SDADDR, SDBA[1:0] ROW COL DQS Read Preamble DD10 SDDATA WD1 WD2 WD3 WD4 DQS Read DQS Read Preamble Postamble WD1 WD2 WD3 WD4 SDDATA DD9 DQS Read Postamble CMD CL=2.5 CL=2 SDDQS SDDQS Figure 17. DDR Read Timing 10 PCI Bus Table 14. PCI Timing Specifications Num Frequency of Operation P1 P2 P3 P4 P5 P6 Clock Period (tCK) Address, Data, and Command (33< PCI 66 Mhz)--Input Setup (tIS) Address, Data, and Command (0 < PCI 33 Mhz)--Input Setup (tIS) Address, Data, and Command (33-66 Mhz)--Output Valid (tDV) Address, Data, and Command (0-33 Mhz) - Output Valid (tDV) PCI signals (0-66 Mhz) - Output Hold (tDH) Characteristic Min 25 15.15 3.0 7.0 -- -- 0 Max 66 40 -- -- 6.0 11.0 -- Unit MHz ns ns ns ns ns ns 4 3 The PCI bus on the MCF547x is PCI 2.2 compliant. The following timing numbers are mostly from the PCI 2.2 spec. Please refer to the PCI 2.2 spec for a more detailed timing analysis. Notes 1 2 MCF547x ColdFire(R) Microprocessor, Rev. 4 Freescale Semiconductor 21 Fast Ethernet AC Timing Specifications Table 14. PCI Timing Specifications (continued) Num P7 P8 P9 P10 P11 P12 1 Characteristic PCI signals (0-66 Mhz) - Input Hold (tIH) PCI REQ/GNT (33 < PCI 66Mhz) - Output valid (tDV) PCI REQ/GNT (0 < PCI 33Mhz) - Output valid (tDV) PCI REQ/GNT (33 < PCI 66Mhz) - Input Setup (tIS) PCI REQ (0 < PCI 33Mhz) - Input Setup (tIS) PCI GNT (0 < PCI 33Mhz) - Input Setup (tIS) Min 0 -- -- -- 12 10 Max -- 6 12 5 -- -- Unit ns ns ns ns ns ns Notes 5 6 2 3 4 5 6 Please see the reset configuration signals description in the "Signal Descriptions" chapter within the MCF547x Reference Manual. Also specific guidelines may need to be followed when operating the system PLL below certain frequencies. Max cycle rate is determined by CLKIN and how the user has the system PLL configured. All signals defined as PCI bused signals. Does not include PTP (point-to-point) signals. PCI 2.2 spec does not require an output hold time. Although the MCF547X may provide a slight amount of hold, it is not required or guaranteed. PCI 2.2 spec requires zero input hold. These signals are defined at PTP (Point-to-point) in the PCI 2.2 spec. P1 CLKIN P4 Output Valid/Hold P6 Output Valid P2 Input Setup/Hold Input Valid P7 Figure 18. PCI Timing 11 11.1 Fast Ethernet AC Timing Specifications MII/7-WIRE Interface Timing Specs The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the EMAC_10_100 I/O signals. The following timing specs meet the requirements for MII and 7-Wire style interfaces for a range of transceiver devices. If this interface is to be used with a specific transceiver device the timing specs may be altered to match that specific transceiver. MCF547x ColdFire(R) Microprocessor, Rev. 4 22 Freescale Semiconductor Fast Ethernet AC Timing Specifications Table 15. MII Receive Signal Timing Num M1 M2 M3 M4 Characteristic RXD[3:0], RXDV, RXER to RXCLK setup RXCLK to RXD[3:0], RXDV, RXER hold RXCLK pulse width high RXCLK pulse width low Min 5 5 35% 35% Max -- -- 65% 65% Unit ns ns RXCLK period RXCLK period M3 RXCLK (Input) M1 RXD[3:0] (Inputs) RXDV, RXER M2 M4 Figure 19. MII Receive Signal Timing Diagram 11.2 MII Transmit Signal Timing Table 16. MII Transmit Signal Timing Num M5 M6 M7 M8 Characteristic TXCLK to TXD[3:0], TXEN, TXER invalid TXCLK to TXD[3:0], TXEN, TXER valid TXCLK pulse width high TXCLK pulse width low Min 0 -- 35% 35% Max -- 25 65% 65% Unit ns ns TXCLK period TXCLK period M7 TXCLK (Input) M5 TXD[3:0] (Outputs) TXEN, TXER M6 M8 Figure 20. MII Transmit Signal Timing Diagram MCF547x ColdFire(R) Microprocessor, Rev. 4 Freescale Semiconductor 23 Fast Ethernet AC Timing Specifications 11.3 MII Async Inputs Signal Timing (CRS, COL) Table 17. MII Transmit Signal Timing Num M9 Characteristic CRS, COL minimum pulse width Min 1.5 Max -- Unit TX_CLK period CRS, COL M9 Figure 21. MII Async Inputs Timing Diagram 11.4 MII Serial Management Channel Timing (MDIO,MDC) Table 18. MII Serial Management Channel Signal Timing Num M10 M11 M12 M13 M14 M15 Characteristic MDC falling edge to MDIO output invalid (min prop delay) MDC falling edge to MDIO output valid (max prop delay) MDIO (input) to MDC rising edge setup MDIO (input) to MDC rising edge hold MDC pulse width high MDC pulse width low Min 0 -- 10 0 40% 40% Max -- 25 -- -- 60% 60% Unit ns ns ns ns MDC period MDC period M14 MDC (Output) M10 MDIO (Output) M12 MDIO (Input) M13 M15 M11 Figure 22. MII Serial Management Channel TIming Diagram MCF547x ColdFire(R) Microprocessor, Rev. 4 24 Freescale Semiconductor General Timing Specifications 12 General Timing Specifications Table 19. General AC Timing Specifications Table 19 lists timing specifications for the GPIO, PSC, DREQ, DACK, and external interrupts. Name G1 G2 G3 Characteristic CLKIN high to signal output valid CLKIN high to signal invalid (output hold) Signal input pulse width Min -- 0 2 Max 2 -- -- Unit PSTCLK ns PSTCLK 13 I2C Input/Output Timing Specifications Table 20. I2C Input Timing Specifications between SCL and SDA Num I1 I2 I3 I4 I5 I6 I7 I8 I9 Characteristic Start condition hold time Clock low period SCL/SDA rise time (VIL = 0.5 V to VIH = 2.4 V) Data hold time SCL/SDA fall time (VIH = 2.4 V to VIL = 0.5 V) Clock high time Data setup time Start condition setup time (for repeated start condition only) Stop condition setup time Min 2 8 -- 0 -- 4 0 2 2 Max -- -- 1 -- 1 -- -- -- -- Units Bus clocks Bus clocks mS ns mS Bus clocks ns Bus clocks Bus clocks Table 20 lists specifications for the I2C input timing parameters shown in Figure 23. Table 21 lists specifications for the I2C output timing parameters shown in Figure 23. Table 21. I2C Output Timing Specifications between SCL and SDA Num I1 1 Characteristic Start condition hold time Clock low period SCL/SDA rise time (VIL = 0.5 V to VIH = 2.4 V) Data hold time SCL/SDA fall time (VIH = 2.4 V to VIL = 0.5 V) Clock high time Data setup time Start condition setup time (for repeated start condition only) Stop condition setup time Min 6 10 -- 7 -- 10 2 20 10 Max -- -- -- -- 3 -- -- -- -- Units Bus clocks Bus clocks S Bus clocks ns Bus clocks Bus clocks Bus clocks Bus clocks I2 1 I3 2 I4 1 I5 3 I6 1 I7 1 I8 1 I9 1 MCF547x ColdFire(R) Microprocessor, Rev. 4 Freescale Semiconductor 25 JTAG and Boundary Scan Timing 1 Output numbers depend on the value programmed into the IFDR; an IFDR programmed with the maximum frequency (IFDR = 0x20) results in minimum output timings as shown in Table 21. The I2C interface is designed to scale the actual data transition time to move it to the middle of the SCL low period. The actual position is affected by the prescale and division values programmed into the IFDR; however, the numbers given in Table 21 are minimum values. 2 Because SCL and SDA are open-collector-type outputs, which the processor can only actively drive low, the time SCL or SDA take to reach a high level depends on external signal capacitance and pull-up resistor values. 3 Specified at a nominal 50-pF load. Figure 23 shows timing for the values in Table 20 and Table 21. I2 I6 SCL I1 I4 SDA I7 I8 I3 I9 I5 Figure 23. I2C Input/Output Timings 14 Num J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 1 JTAG and Boundary Scan Timing Table 22. JTAG and Boundary Scan Timing Characteristics1 TCLK Frequency of Operation TCLK Cycle Period TCLK Clock Pulse Width TCLK Rise and Fall Times Boundary Scan Input Data Setup Time to TCLK Rise Boundary Scan Input Data Hold Time after TCLK Rise TCLK Low to Boundary Scan Output Data Valid TCLK Low to Boundary Scan Output High Z TMS, TDI Input Data Setup Time to TCLK Rise TMS, TDI Input Data Hold Time after TCLK Rise TCLK Low to TDO Data Valid TCLK Low to TDO High Z TRST Assert Time TRST Setup Time (Negation) to TCLK High Symbol fJCYC tJCYC tJCW tJCRF tBSDST tBSDHT tBSDV tBSDZ tTAPBST tTAPBHT tTDODV tTDODZ tTRSTAT tTRSTST Min DC 2 15.15 0.0 5.0 24.0 0.0 0.0 5.0 10.0 0.0 0.0 100.0 10.0 Max 10 -- -- 3.0 -- -- 15.0 15.0 -- -- 20.0 15.0 -- -- Unit MHz tCK ns ns ns ns ns ns ns ns ns ns ns ns MTMOD is expected to be a static signal. Hence, it is not associated with any timing MCF547x ColdFire(R) Microprocessor, Rev. 4 26 Freescale Semiconductor JTAG and Boundary Scan Timing J2 J3 TCLK (Input) VIH VIL J4 J4 J3 Figure 24. Test Clock Input Timing TCLK VIH 5 Data Inputs 7 Data Outputs 8 Data Outputs 7 Data Outputs Output Data Valid Output Data Valid 6 VIL Input Data Valid Figure 25. Boundary Scan (JTAG) Timing TCLK VIH 9 TDI, TMS, BKPT 11 TDO 12 TDO 11 TDO Output Data Valid Output Data Valid 10 VIL Input Data Valid Figure 26. Test Access Port Timing TCLK 14 TRST 13 Figure 27. TRST Timing Debug AC Timing Specifications MCF547x ColdFire(R) Microprocessor, Rev. 4 Freescale Semiconductor 27 JTAG and Boundary Scan Timing Table 23 lists specifications for the debug AC timing parameters shown in Figure 29. Table 23. Debug AC Timing Specifications 66 MHz Num D1 D2 D3 D4 1 Characteristic Min PSTDDATA to PSTCLK setup PSTCLK to PSTDDATA hold DSI-to-DSCLK setup DSCLK-to-DSO hold DSCLK cycle time 4.5 4.5 1 4 5 Max -- -- -- -- -- Units ns ns PSTCLKs PSTCLKs PSTCLKs D5 1 DSCLK and DSI are synchronized internally. D4 is measured from the synchronized DSCLK input relative to the rising edge of CLKOUT. Figure 28 shows real-time trace timing for the values in Table 23. PSTCLK D1 PSTDDATA[7:0] D2 Figure 28. Real-Time Trace AC Timing Figure 29 shows BDM serial port AC timing for the values in Table 23. D5 DSCLK D3 DSI Current D4 DSO Past Current Next Figure 29. BDM Serial Port AC Timing MCF547x ColdFire(R) Microprocessor, Rev. 4 28 Freescale Semiconductor DSPI Electrical Specifications 15 DSPI Electrical Specifications Table 24. DSPI Modules AC Timing Specifications Table 24 lists DSPI timings. Name DS1 DS2 DS3 DS4 DS5 DSPI_CS[3:0] to DSPI_CLK Characteristic Min 1 x tck -- 2 10 10 Max 510 x tck 12 -- -- -- Unit ns ns ns ns ns DSPI_CLK high to DSPI_DOUT valid. DSPI_CLK high to DSPI_DOUT invalid. (Output hold) DSPI_DIN to DSPI_CLK (Input setup) DSPI_DIN to DSPI_CLK (Input hold) The values in Table 24 correspond to Figure 30. DSPI_CS[3:0] DS1 DSPI_CLK DS2 DSPI_DOUT DS3 DSPI_DIN DS4 DS5 Figure 30. DSPI Timing 16 Timer Module AC Timing Specifications Table 25. Timer Module AC Timing Specifications 0-66 MHz Name T1 T2 Characteristic Min TIN0 / TIN1 / TIN2 / TIN3 cycle time TIN0 / TIN1 / TIN2 / TIN3 pulse width 3 1 Max -- -- PSTCLK PSTCLK Unit Table 25 lists timer module AC timings. MCF547x ColdFire(R) Microprocessor, Rev. 4 Freescale Semiconductor 29 Case Drawing 17 Case Drawing MCF547x ColdFire(R) Microprocessor, Rev. 4 30 Freescale Semiconductor Case Drawing Figure 31. 388-pin BGA Case Outline MCF547x ColdFire(R) Microprocessor, Rev. 4 Freescale Semiconductor 31 Revision History 18 Revision History Revision Number 2.2 2.3 2.4 Date August 29, 2005 August 30, 2005 December 14, 2005 Substantive Changes Table 7: Changed C1 maximum spec from 33.3 ns to 40 ns. Table 22: Changed J11 maximum from 15 ns to 20 ns. Table 10: Changed FB1 maximum from 33.33 ns to 40 ns. Table 14: Changed FB1 maximum from 33.33 ns to 40 ns. Table 4: Updated DC electrical specifications, VIL and VIH. Table 6: Changed FlexBus output load from 20pF to 30pF. Added Section 4.3, "General USB Layout Guidelines." Figure 2: Changed resistor value from 10W to 10 Figure 3: Changed note 1 in from "IVDD should not exceed EVDD, SD VDD or PLL VDD by more than 0.4V..." to "IVDD should not exceed EVDD or SD VDD by more than 0.4V..." Table 3: Updated thermal information for JMA, JB, and JC Table 4: Added input leakage current spec. Table 6: Added footnote regarding pads having balanced source & sink current. Table 9: Added RSTI pulse duration spec. Added features list, pinout drawing, block diagram, and case outline. 3 February 20, 2007 4 December 4, 2007 MCF547x ColdFire(R) Microprocessor, Rev. 4 32 Freescale Semiconductor THIS PAGE INTENTIONALLY BLANK MCF547x ColdFire(R) Microprocessor, Rev. 4 Freescale Semiconductor 33 How to Reach Us: Home Page: www.freescale.com Web Support: http://www.freescale.com/support USA/Europe or Locations Not Listed: Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support Japan: Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com Asia/Pacific: Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part. RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative. For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp. FreescaleTM and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. (c) Freescale Semiconductor, Inc. 2007. All rights reserved. Document Number: MCF5475EC Rev. 4 12/2007 |
Price & Availability of MCF547X07
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |