 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| SPICE Device Model SI4927DY Vishay Siliconix Dual P-Channel 30-V (D-S) MOSFET CHARACTERISTICS * P-Channel Vertical DMOS * Macro Model (Subcircuit Model) * Level 3 MOS * Apply for both Linear and Switching Application * Accurate over the -55 to 125C Temperature Range * Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics DESCRIPTION The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125C temperature ranges under the pulsed 0-V to 5-V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage. A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched Cgd model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device. SUBCIRCUIT MODEL SCHEMATIC This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits. Document Number: 70915 S-52575Rev. B, 02-Jan-06 www.vishay.com 1 SPICE Device Model SI4927DY Vishay Siliconix SPECIFICATIONS (TJ = 25C UNLESS OTHERWISE NOTED) Parameter Static Gate Threshold Voltage On-State Drain Currenta Drain-Source On-State Resistancea Forward Transconductancea Diode Forward Voltage a Symbol VGS(th) ID(on) rDS(on) gfs VSD Test Condition VDS = VGS, ID = -250 A VDS -5 V, VGS = -10 V VDS = -10 V, VGS = -7.4 V VGS = -4.5 V, ID = -5.8 A VDS = -15 V, ID = -7.4 A IS = -2.1 A, VGS = 0 V Typical 1.91 242 0.017 0.038 15 0.78 Unit V A S V Dynamic b Total Gate Charge Gate-Source Charge Gate-Drain Charge Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Source-Drain Reverse Recovery Time Notes a. Pulse test; pulse width 300 s, duty cycle 2%. b. Guaranteed by design, not subject to production testing. Qg Qgs Qgd td(on) tr td(off) tf trr IF = -2.1 A, di/dt = 100 A/s VDD = -15 V, RL = 15 ID -1 A, VGEN = -10 V, RG = 6 VDS = -15 V, VGS = -10 V, ID = -7.4 A 39 8 7 14 9 43 47 50 ns nC www.vishay.com 2 Document Number: 70915 S-52575Rev. B, 02-Jan-06 SPICE Device Model SI4927DY Vishay Siliconix COMPARISON OF MODEL WITH MEASURED DATA (TJ=25C UNLESS OTHERWISE NOTED) Document Number: 70915 S-52575Rev. B, 02-Jan-06 www.vishay.com 3 |
Price & Availability of SI4927DY
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |