View ML2215-XXXMB_1280278.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

FEDL2215-01
1 Semiconductor ML2215
Speech Synthesizer plus Music LSI with On-Chip 3 Mbit Mask ROM
This version: May 2001
GENERAL DESCRIPTION
The ML2215 is an ADPCM-based Speech Synthesizer LSI with on-chip 3 Mbit Mask ROM for storing multiple speech data. In addition, the LSI has a built-in Music Generator circuit that can generate music by automatically acquiring user-defined musical notes data from the ROM. The ML2215 contains a 12-bit D/A Converter and Low Pass Filter, and enables a user to readily built a message and music playback sub-system by simply adding an external speaker and driving amplifier.
FEATURES
* On-Chip 3 Mbit Mask ROM * Serial Interface: User-selectable Mask options for 2-pin or 3-pin interfacing * 3 Speech Synthesis Algorithms for user selection 4-bit ADPCM/8-bit OKI Non-Linear PCM/8-bit PCM/Music * Sampling Frequency (At 4.096 MHz External Clock) 4.0 kHz, 5.3 kHz, 6.4 kHz, 8.0 kHz, 10.7 kHz, 12.8 kHz, 16.0 kHz * Built-in Music Generator function User-definable 31 musical scales, 60 musical notes, and 30 tempos * User-defined Phrases up to 247 phrases, including music. * Built-in 12-bit D/A Converter * Built-in Low Pass Filter * Driver for piezo-speaker (MD pin) * External Clock: Frequency can be selected as Mask option 4.096 MHz, 8.192 MHz, 16.384 MHz * Power Supply Voltage: 2.4 to 5.5 V * Package: 20-pin plastic SSOP (SSOP20-P-44-0.65-K) (Product name: ML2215-XXXMB) 24-pin plastic SOP (SOP24-P-430-1.27-K) (Product name: ML2215-xxxMA)
1/26
FEDL2215-01
Semiconductor 1
ML2215
BLOCK DIAGRAM
Address Controller
19 bit Multiplexer
3 Mbit ROM
Phrase Address Latch ST SD SI BUSY NAR I/O Interface
19 bit Address Counter
ADPCM Synthesizer
MELODY
PCM Synthesizer
12 bit DAC
VREF
CLK
Timing Controller LPF
RESET
VDD
GND
MD
AOUT
2/26
FEDL2215-01
Semiconductor 1
ML2215
PIN CONFIGURATION (TOP VIEW)
NC NAR BUSY MD NC NC VREF GND AOUT 1 2 3 4 5 6 7 8 9 20 NC 19 SD 18 SI 17 16 15 14 13 12 11 RESET NC NC NC ST CLK VDD NC NC NC NAR BUSY MD VREF GND AOUT 1 2 3 4 5 6 7 8 9 24 23 22 21 20 19 18 17 16 15 14 13 NC NC NC SD SI RESET NC ST CLK VDD NC NC
NC 10
NC 10 NC 11 NC 12
20-Pin Plastic SSOP 24-Pin Plastic SOP NC: No connection
Leave the NC pin open.
Note : If the 20-Pin Plastic SSOP is used, contact the Oki sales office for availability and specifications.
3/26
FEDL2215-01
Semiconductor 1
ML2215
PIN DESCRIPTIONS
Pin 17 (19) Symbol RESET Type l Description "L" input to this pin turns the LSI into standby mode. At this point, output from the AOUT pin rises up to VDD level, having the LSl initialized internally. By "H" input to the pin the AOUT output returns to 1/2 VDD level. This pin outputs a signal showing empty/full status of the Phase Address Latch Resister. "H" level indicates the register is empty, and thus the LSI is ready to accept serial data input. At powering up, the pin outputs "H level". Output "L" level while output signal is present either at the AOUT or MD pin. At powering up, the pin outputs "H" level. Music output pin DAC reference pin. Leave this pin open when not used. Analog output pin Ground pin External clock input pin Serial clock input pin Serial data input pin. Input a phrase code corresponding to a phrase address through this pin. This pin is used when 3-pin interfacing is selected. When 3-pin inter-facing is selected, input to the SD and Sl pins is valid while the ST pin being held "L". When this pin is at "H" level, speech synthesis is started. When 2-pin interfacing is selected, connect this pin to GND. Mask option allows the user to select either 3-pin interfacing or 2-pin interfacing. Power supply pin. Insert 0.1 F or larger bypass capacitor between this pin and the GND pin.
2 (4)
NAR BUSY MD VREF AOUT GND CLK Sl SD
O
3 (5) 4 (6) 7 (7) 9 (9) 8 (8) 12 (16) 18 (20) 19 (21)
O O I O -- l l l
13 (17)
ST
l
11 (15)
VDD
--
* 20-pin plastic SSOP (24-pin plastic SOP)
4/26
FEDL2215-01
Semiconductor 1
ML2215
ABSOLUTE MAXIMUM RATINGS
Parameter Power Supply Voltage Input Voltage Storage Temperature Symbol VDD VIN TSTG Condition Ta = 25C -- Rating -0.3 to +7.0 -0.3 to VDD+0.3 -55 to +150 Unit V V C
RECOMMENDED OPERATING CONDITIONS
Parameter Power Supply Voltage Operating Temperature External Clock Frequency Symbol VDD TOP fEXTCK Condition -- -- Selected as Mask options Range 2.4 to 5.5 -40 to +85 4.096 8.192 16.384 MHz Unit V C
ELECTRICAL CHARACTERISTICS
DC Characteristics
(VDD = 2.4 to 5.5 V, GND = 0 V, Ta = -40 to 85C) Parameter "H" Input Voltage "L" Input Voltage "H" Output Voltage "L" Output Voltage "H" Input Current "L" Input Current Operating Power Consumption Standby Power Consumption Standby Power Consumption DA Output Relative Error Symbol VIH VIL VOH VOL IIH IIL IDD IDS1 IDS2 |VDAE| Condition -- -- lOH = -500 A lOL = 1 mA VIH = VDD VIL = GND -- Ta = -40 to +50C Ta = 50 to +85C -- Min. 0.87 x VDD -- VDD-0.3 -- -- -10 -- -- -- -- Typ. -- -- -- -- -- -- 1 -- -- -- Max. -- 0.13 x VDD -- 0.4 10 -- 4 10 30 40 Unit V V V V A A mA A A mV
5/26
FEDL2215-01
Semiconductor 1
ML2215
AC Characteristics
(VDD = 2.4 to 5.5 V, GND = 0 V, Ta = -40 to +85C) Parameter CLK Duty Cycle RESET Input Pulse Width RESET Input Time after Powering Up Serial Clock Pulse Width Start Pulse Width Serial Data Setup Time Serial Data Hold Time Serial Clock Setup Time Serial Clock Hold Time Symbol fduty tW(RST) tD(RST) tW(Sl) tSDST tSDS tSSD tSlS tSSI Condition -- -- -- -- With 2-pin interfacing -- -- With 3-pin interfacing With 3-pin interfacing Min. 40 10 0 350 1 1 1 1 1 Typ. 50 -- -- -- -- -- -- -- -- Max. 60 -- -- -- -- -- -- -- -- Unit % s s ns s s s s s
Analog Characteristics
(VDD = 2.4 to 5.5 V, GND = 0 V, Ta = -40 to +85C) Parameter AOUT Output Voltage Range AOUT Pull-up Resistor Value Symbol VAO RAO Condition -- -- Min. VDD/4 0.5 Typ. -- -- Max. VDD 4.5 Unit V k
6/26
FEDL2215-01
Semiconductor 1
ML2215
AOUT Equivalent Circuit
RAO Internal reference voltage AOUT Internal control signal
As shown above, the ML2215 uses current type DACs.
7/26
FEDL2215-01
Semiconductor 1
ML2215
TIMING DIAGRAM
1. At powering up
tD(RST) VDD RESET BUSY tw(RST)
2. Activating the LSI and Standby status 2.1 When 2-pin interfacing selected as Mask option
RESET tSDST SD SI NAR BUSY AOUT tSDS tSSD tW(SI)
2.2 When 3-pin interfacing selected as Mask option
RESET STC SD SI NAR BUSY AOUT tSIS
tSSI
8/26
3. Continuous Playback Timing 3.1 When 2-pin interfacing selected as Mask option
Semiconductor 1
1) Continuous playback by NAR
Phrase 2 address setting Phrase 3 address setting STOP cord input
RESET
Phrase 1 address setting
SI
SD
NAR
BUSY
AOUT Phrase 1 playback Phrase 2 playback Phrase 3 playback
2) Continuous playback by BUSY
Phrase 2 address setting Phrase 3 address setting STOP cord input
RESET
Phrase 1 address setting
SI
SD
NAR
BUSY
AOUT
FEDL2215-01
ML2215
Phrase 1 playback
Phrase 2 playback
Phrase 3 playback
9/26
3.2 When 3-pin interfacing selected as Mask option
Semiconductor 1
1) Continuous playback by NAR
RESET Phrase 2 address setting Phrase 3 address setting
Phrase 1 address setting
ST
STOP cord input
SI
SD
NAR
BUSY
AOUT Phrase 1 playback Phrase 2 playback Phrase 3 playback
2) Continuous playback by BUSY
Phrase 2 address setting Phrase 3 address setting STOP cord input
RESET
Phrase 1 address setting
ST
SI
SD
NAR
BUSY
AOUT
FEDL2215-01
ML2215
10/26
Phrase 1 playback
Phrase 2 playback
Phrase 3 playback
FEDL2215-01
Semiconductor 1
ML2215
FUNCTIONAL DESCRIPTION
1. Specifying a user-defined phrase code for playback The LSI allows a user to define up to 247 phrases. To playback a user-defined phrase, input a phrase code (phrase address) in serial order, starting with the MSB, through the SD pin.
SD SI MSB 2SB 3SB 4SB 5SB 6SB 7SB LSB
Figure 1.1 Timing for Phrase Code Input When more than 8 SI clocks are input, the first 8-clock data is taken as valid data. Table 1.1 shows phrase codes for user-defined phrases. Table 1.1 Phrase Code for User-defined Phrase
MSB to LSB 00000000 00000001 * * 11110111 11111000 * * 11111111 Code Description Stop Code
User-defined Phrase Codes
Test Codes*
Note: * No test codes could be used to represent a user-defined phrase. 2. Use-Prohibited Area in on-chip Mask ROM As shown in the Table 2.1, the last 3 bytes of on-chip Mask ROM are use-prohibited. Be sure not to use the last 3 bytes when you prepare ROM data using an analyzing tool. Table 2.1 shows addresses that are prohibited to use, and Figure 2.1 shows the address map of on-chip Mask ROM. Table 2.1 User's Data Area and Use-Prohibited Area in on-chip Mask ROM
User's Data Area 007C8 to 5FFFC Use-Prohibited Area 5FFFD, 5FFFE, 5FFFF
11/26
FEDL2215-01
Semiconductor 1
ML2215
00000H 007C7H 007C8H 5FFFCH 5FFFDH 5FFFFH
Phrase Control Table Area User's Date Area Test Date Area
Figure 2.1 Mask ROM Address Map 3. Mask Options The following mask options are available to choose an interfacing type and an external clock frequency, as shown in Table 3.1. Table 3.1 Mask Options
Option A B C D E F Interfacing Type 3-pin Interfacing 3-pin Interfacing 3-pin Interfacing 2-pin Interfacing 2-pin Interfacing 2-pin Interfacing External Clock Frequency 4.096 MHz 8.192 MHz 16.384 MHz 4.096 MHz 8.192 MHz 16.384 MHz
4. Interfacing Types Mask option allows a user to select a interfacing type and a frequency of external clock input. Available options are listed in Table 3.1 below. 4.1 2-pin Controlled Serial Input Interface 2-pin interfacing uses the SD and SI pins to control interfacing. Pull the ST pin down to "L".
tSDST SD SI NAR BUSY
Figure 4.1 Timing Chart of Serial Input As shown in Figure 4.1, serial data input is enabled by entering 1 sec or longer "L" input (the Start-bit input) to the SD pin. Serial data input to the SD pin is fetched to the internal register in synchronization with the falling edge of the SI's 8th clock as a phrase code for a user-defined phrase.
12/26
FEDL2215-01
Semiconductor 1
ML2215
You must input the external clock to the CLK pin. Otherwise, serial data input cannot be acquired internally, regardless tSDST 1 s or tSDST < 1 s.
tSDST SD SI NAR BUSY tSDST
Figure 4.2 Timing Chart of Serial Input As shown in Figure 4.2, re-inputting the Start-bit before the SI's 8th clock cancels the preceding serial data entry, and 8-clock data following the Start-bit is taken as valid data. 4.2 3-pin Controlled Serial Input Interface 3-pin interfacing uses the SD, SI and ST pins to control interfacing.
ST SD SI NAR BUSY
Figure 4.3 Timing Chart of Serial Input When 3-pin interfacing is selected, input to the SD and SI pins is enabled while the ST pin being held "L". Serial data input to the SD pin is acquired to the internal register in synchronization with the falling edge of the SI's 8th clock as an 8-bit phrase code for a user-defined phrase. If the ST pin is brought back to "H" before the SI's 8th clock, the preceding entry is cancelled, and 8-clock data after the ST pin being brought back to "L" again is taken as valid data.
13/26
FEDL2215-01
Semiconductor 1
ML2215
5. External Clock Input Mask option allows a user to choose an external clock frequency, as shown in Table 5.1. Table 5.1 External Clock Frequency and Sampling Frequency
External Clock Frequency 4.096 MHz 8.192 MHz 16.384 MHz Internal Sampling Frequency 4.0 kHz, 5.3 kHz, 6.4 kHz, 8.0 kHz, 10.7 kHz, 12.8 kHz, 16.0 kHz 4.0 kHz, 5.3 kHz, 6.4 kHz, 8.0 kHz, 10.7 kHz, 12.8 kHz, 16.0 kHz 4.0 kHz, 5.3 kHz, 6.4 kHz, 8.0 kHz, 10.7 kHz, 12.8 kHz, 16.0 kHz
When an external clock frequency were chosen as Mask option and a different frequency input were made, the sampling frequency changes in proportion to the actual input frequency. For example, while 4.096 MHz external clock frequency option was selected as Mask option, and when 6.144 MHz external clock is actually input, then the sampling frequency changes accordingly, e.g. sampling frequency at 1.5 times of those shown in Table 5.1. 6. Stop Code The Stop code input (Table 1.1) to the SD pin during playback let the LSI stop playback on the SI's falling edge following to the LSB input, and the AOUT fall down to 1/2 VDD level. If the LSI playbacks a music phrase, music stops as well. Timings for the Stop code input are shown below, for 2-pin interfacing in Figure 6.1 and for 3-pin interfacing in Figure 6.2 respectively.
SD SI BUSY STOP
Figure 6.1 Timing for Stop Code Input - 2-pin Interfacing
ST SD SI BUSY STOP
Figure 6.2 Timing for Stop Code Input - 3-pin Interfacing
14/26
FEDL2215-01
Semiconductor 1
ML2215
7. Volume Setting The volume of the AOUT pin can be adjusted by applying voltage to the VREF pin.
5
4 Amplitude Voltage (Vp-p)
3
2
1
0 0 1 2 3 VREF (V) 4 5
Figure 7.1 VREF - AOUT Amplitude Figure 7.1 shows the relationship between the VREF voltage and the AOUT amplitude. Set the VREF voltage in the range of 1 to 4 V. The relationship is given by the equation: AOUT (p-p) 5 - VREF (VREF = 1 to 4 V). When a volume is not adjusted, leave the VREF pin open. 8. Music Generator The Music Generator circuit initiates music output via the MD pin by activating a user-defined music phrase from an external controller. The Music Generator outputs music, automatically acquiring musical notes data stored in the Mask ROM. Acquiring the last note code where the end-bit is set to "1", results in stopping playback. A user can define a music phrase by entering the starting address and tempo data in the Phrase Control Table, and codes for musical notes and the end-bit information in the User's Data area. These data for a music phrase, based on the score of music, can be created and entered by using an OKI's Analyzing Tool according to coding rules and formats described later in this document. 8.1 Tempo Data Tempo data for a music phrase can be defined in the Phrase Control Table while preparing ROM data. Tempo cannot be changed from an external controller. Tempo data defines a beat and rhythm for a music phrase. Table 8.1 lists tempos (the count of quarter notes per minute) available for user's selection.
15/26
FEDL2215-01
Semiconductor 1
ML2215
Table 8.1 Tempos for Music Phrases
TEMPO TP4 0H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH DH EH FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 TP3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 TP2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 TP1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 TP0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Tempo = 625 = 625 = 416.7 = 312.5 = 250 = 208.3 = 178.6 = 156.7 = 138.9 = 125 = 113.6 = 104.2 = 96.2 = 89.3 = 83.3 = 78.1 = 73.5 = 69.4 = 65.8 = 62.5 = 59.5 = 56.8 = 54.3 = 52.1 = 50 = 48.1 = 46.3 = 44.6 = 43.1 = 41.7 = 40.3 = 39.1
16/26
FEDL2215-01
Semiconductor 1
ML2215
8.2 Musical Note Data Musical note data consists of 2 bytes and is stored in the Mask ROM's User's Data area, where a user can define scale, note and the end-bit for a music phrase. Table 8.2 shows the coding format for musical note data. Table 8.2 Coding Format for Musical Note Data
NSB The First Byte The Second Byte END-Bit N7 7SB 0 N6 6SB L5 N5 5SB L4 N4 4SB L3 N3 3SB L2 N2 2SB L1 N1 LSB L0 N0 Musical Note Code Musical Scale Code
(1) Musical Scale Code Musical scale code is defined at the second byte. The following equation shows output frequency from the Music Generator circuit at 4.096 MHz external clock. 32 (N + 2) kHz ("N" is integer between 4 to 127) Co-relationship between "N" and musical scale can be calculated as follows: N = 27N7 + 26N6 +25N5 + 24N4 + 23N3 + 22N2 + 21N1 + 20N0 When all values for N7 to N2 are set to "0", no music is reproduced during the period specified by the note code. At this instance, the values of N1 and N0 have no significance (Don't care). Table 8.3 shows major musical scales (keys) and their corresponding scale codes.
17/26
FEDL2215-01
Semiconductor 1
ML2215
Table 8.3 Musical Scales and Corresponding Scale Codes
Musical Scale C1 Cis D1 Dis1 E
1 1
Frequency (Hz) 261.22 277.06 293.58 310.68 329.90 349.73 369.94 392.64 415.58 441.38 467.15 492.31 524.59 556.52 587.16 621.36 659.79 695.65 744.19 780.49 831.17 876.71 927.54 984.62 1049.18 1103.45 1185.19 1254.90 1306.12 1391.30 1488.37 N7 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 N6 1 1 1 1 1 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 N5 1 1 0 0 0 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 N4 1 0 1 0 0 1 0 0 1 0 0 0 1 1 0 0 1 1 1 1 0 0 0 1 1 1 1 1 0 0 0
Scale Code N3 0 0 1 1 0 0 1 0 1 1 0 0 1 0 1 0 1 1 0 0 1 0 0 1 1 1 0 0 1 1 1 N2 0 1 0 1 0 1 0 0 0 1 1 0 0 0 0 1 1 0 1 0 0 1 0 1 0 0 1 0 1 1 0 N1 1 0 0 0 0 0 1 0 0 1 1 0 0 0 1 0 1 1 0 0 1 1 1 1 1 0 0 0 1 0 0 N0 1 1 0 0 0 1 1 1 0 1 1 0 0 1 1 1 1 0 0 0 1 1 1 1 1 0 0 1 1 0 1 N7 to N0 F3H E5H D8H CCH C0H B5H ABH A1H 98H 8FH 87H 80H 78H 71H 6BH 65H 5FH 5AH 54H 50H 4BH 47H 43H 3FH 3BH 38H 34H 31H 2FH 2CH 29H
F1 Fis G A B
1 1
Gis1
1
Ais1
1 2
C D
Cis2
2 2
Dis E2 F2
Fis2 G
2 2
Gis A2 Ais B
2
2
C3 Cis3 D3 Dis E
3 3
F3 Fis3
(2) Musical Note Code The first byte of music data code is where a user can define musical note code. Table 8.4 shows musical notes and their corresponding note codes (L5 to L0). When all bits are set to "0", the duration or beat of the note is identical to that of the code with L0 alone set to "1" (1/64).
18/26
FEDL2215-01
Semiconductor 1
ML2215
Table 8.4 Musical Notes and Corresponding Note Codes
Musical Note Note Code L5 1 1 0 0 0 0 0 0 L4 1 0 1 1 0 0 0 0 L3 1 1 1 0 1 1 0 0 L2 1 1 1 1 1 0 1 1 L1 1 1 1 1 1 1 1 0 L0 1 1 1 1 1 1 1 1 L5 to L0 3FH 2FH 1FH 17H 0FH 0BH 07H 05H
When N6 to N0 are set to "0" in scale code definition, the code means "Rest". Table 8.5 shows rests and their corresponding rest codes (L5 to L0). Table 8.5 Rests and Corresponding Rest Codes
Rest Rest Code L5 1 0 0 0 0 0 L4 1 1 1 0 0 0 L3 1 1 0 1 0 0 L2 1 1 1 1 1 0 L1 1 1 1 1 1 1 L0 1 1 1 1 1 1 L5 to L0 3FH 1FH 17H 0FH 07H 03H
The following formula can be used to calculate the duration or beat of a musical note (including rest), that is defined by a note code and tempo code. 1.5 x (TP+1) x (L+1) msec (Where TP is integer between 1 to 31, and L is integer between 4 to 63) TP is a numerical value defined in the Phrase Control Table and its bit correspondence to tempo data can be calculated as follows: TP = 24TP4 + 23TP3 + 22TP2 + 21TP1 + 20TP0 Meanwhile, L is defined by a musical note code, and its bit correspondence to the musical note code can be calculated as follows: L = 25L5 + 24L4 + 23L3 + 22L2 + 21L1 + 20L0
19/26
FEDL2215-01
Semiconductor 1
ML2215
(3) End-Bit The end-bit is set at the first byte, the MSB, of music phrase data. As soon as the LSI starts to output the last note code where the end-bit is set to "1", the Music Generator circuit issues an end-music interrupt call and stops playback after the last note code has been output.
8.3 Sample Musical Note Codes Table 8.6 shows sample codes to output a part of musical score shown in Figure 8.3.
=120
Figure 8.3
Table 8.6 Coding Sample
Note Code Musical Note 1st Byte 7
2
2nd Byte 2 L2 1 1 1 1 1 1 1 1 1 L1 1 1 1 1 1 1 1 1 0 L0 1 1 1 1 1 1 1 1 7 N7 0 0 0 0 0 0 0 0 6 N6 1 1 1 1 1 1 0 1 5 N5 0 1 0 1 0 0 1 0 4 N4 1 0 1 0 1 0 1 1 3 N3 0 1 0 1 0 0 1 0 2 N2 0 0 0 0 0 1 1 0 1 N1 0 1 0 1 0 1 1 0 0 N0 0 1 0 1 0 1 1 0 2F50H 0F6BH 1750H 076BH 1750H 0747H 3F3FH BF50H Hexadecimal
6 0 0 0 0 0 0 0 0
5 L5 1 0 0 0 0 0 1 1
4 L4 0 0 1 0 1 0 1 1
3 L3 1 1 0 0 0 0 1 1
END --* G 0 0 0 0 0 0 0 1
D2 G2 D
2 2
G A B
2 2 2
G
Note: * Bit 6 of the first byte can be either "0" or "1" (Don't care bit), so is set to "0" in the above sample codes.
20/26
FEDL2215-01
Semiconductor 1
ML2215
9. Buzzer You can define a buzz phrase by setting a frequency and sound type in the Phrase Control Table and a buzz phrase in the User's Data area. To start buzzer output via the MD pin, activate a buzz phrase. To stop buzzer output, enter the Stop Code. 4 buzzing sound types, intermittent 1, intermittent 2, single and continuous, and 3 50%-duty frequencies, at 0.5 kHz, 1.0 kHz and 2.0 kHz, are available for user selection, depending on buzzer output mode setup in the Phrase Control Table. Figure 9.1 shows output wave-form in respective output modes. Black-filled wave-form indicates buzz output signal at 0.5/1.0/2.0 kHz.
STOP BUSYB 8 Hz OUTPUT MD ON OFF
(a) TP1 = 0, TP0 = 0 (intermittent 1)
STOP BUSYB 8 Hz 1 Hz OUTPUT MD ON OFF
(b) TP1 = 0, TP0 = 1 (intermittent 2)
STOP BUSYB 32 Hz OUTPUT MD ON OFF
(c) TP1 = 1, TP0 = 0 (single)
STOP BUSYB ON OUTPUT MD OFF
(d) TP1 = 1, TP0 = 1 (continuous) Figure 9.1 Output Wave-form from the Buzzer Driver in Each Output Mode
21/26
FEDL2215-01
Semiconductor 1
ML2215
10. Low Pass Filter ML2213's analog output goes through the built-in Low Pass Filter. The Figure 10.1 below shows Frequency Characteristics and Table 10.1 shows Cut-off Frequency of the LPF. No analog output passing through the LPF is available on this chip.
[dB] 20 10 0 -10 -20 -30 -40 -50 -60 -70 -80 10 100 1k 10 k [Hz]
Figure 10.1 LPF Frequency Characteristics (fSAM = 8 kHz) Table 10.1 LPF Cut-off Frequency
Sampling Frequency (kHz) (fSAM) 4.0 5.3 6.4 8.0 10.6 12.8 16.0 Cut-off Frequency (kHz) (fCUT) 1.2 1.6 2.0 2.5 3.2 4.0 5.0
11. AOUT Connecting Circuit It is recommended to connect a capacitor of 0.01 to 0.033 F to the AOUT pin. The circuit diaram is as shown below.
AOUT 0.01 to 0.033 F
The capacitor is used for improving a voice quality. Check the voice quality before determining the capacitor value. If the voice quality is excellent without connecting a capacitor, no capacitor is required.
22/26
FEDL2215-01
Semiconductor 1
ML2215
APPLICATION CIRCUITS
When 2-pin interfacing is selected (Fix the ST pin to GND.)
SD SI ST MCU RESET BUSY NAR CLK
VDD ML2215 AOUT AMP
MD GND
AMP
Piezoelectric speaker
23/26
FEDL2215-01
Semiconductor 1
ML2215
PACKAGE DIMENSIONS
(Unit : mm)
SSOP20-P-44-0.65-K
Mirror Finish
5
Notes for Mounting the Surface Mount Type Package
Package material Lead frame material Pin treatment Package weight (g) Rev. No./Last Revised
Epoxy resin 42 alloy Solder plating (5m) 0.088 TYP. 1/Jan. 22, 1999
The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).
24/26
FEDL2215-01
Semiconductor 1
ML2215
(Unit: mm)
SOP24-P-430-1.27-K
Mirror finish
5
Notes for Mounting the Surface Mount Type Package
Package material Lead frame material Pin treatment Package weight (g) Rev. No./Last Revised
Epoxy resin 42 alloy Solder plating (5m) 0.58 TYP. 5/Oct. 13, 1998
The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).
25/26
FEDL2215-01
Semiconductor 1
ML2215
NOTICE 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date. 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these. No part of the contents contained herein may be reprinted or reproduced without our prior permission. Copyright 2001 Oki Electric Industry Co., Ltd.
3.
4.
5.
6.
7.
8.
26/26

▲Up To Search▲

Price & Availability of ML2215-XXXMB

	To Download ML2215-XXXMB Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .