View AKD4642EN-B_1208667.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ASAHI KASEI
[AKD4642EN-B]
AKD4642EN-B
AK4642EN Evaluation board Rev.0
GENERAL DESCRIPTION AKD4642EN-B is an evaluation board for the AK4642EN, 16bit CODEC with built-in MIC/HP/SPK amplifier. The AKD4642EN can evaluate A/D converter and D/A converter separately in addition to loop-back mode (A/D D/A). The AKD4642EN also has the digital audio interface and can achieve the interface with digital audio systems via opt-connector. Ordering guide
AKD4642EN-B --- Evaluation board for AK4642EN (Cable for connecting with printer port of IBM-AT compatible PC and control software are packed with this. This control software does not operate on Windows NT.)
FUNCTION * DIT/DIR with optical input/output * 10pin Header for serial control mode
Regulator 3.3V Control Data LIN1/ RIN1 BEEP LIN2/ RIN2 HP LOUT/ ROUT AK4114 Opt In Opt Out DSP 10pin Header GND
5V
AK4642EN
10pin Header
Figure 1. AKD4642EN Block Diagram * Circuit diagram and PCB layout are attached at the end of this manual
-1-
2005/06
ASAHI KASEI
[AKD4642EN-B]
1. Evaluation Board Manual Operation sequence
1) Set up the power supply lines. [VCC] (red) = 5.0V [AGND] (black) = 0V [DGND] (black) = 0V : for logic : for analog ground : for logic ground
Each supply line should be distributed from the power supply unit. 3.3V is supplied to AK4642EN and AK4114 via the regulator. 2) Set up the evaluation mode, jumper pins. (See the followings.) 3) Power on. The AK4642EN and AK4114 should be reset once bringing SW1 "L" upon power-up.
Evaluation mode
(1) Slave mode (1-1) Evaluation of Recording block (MIC, ADC) using DIT of AK4114 (1-2) Evaluation of Playback block (HP, SPK, LOUT) using DIR of AK4114 (1-3) Evaluation of Loop-back using AK4114 (1-4) All interface signals including master clock are fed externally. The AK4114's audio interface format is fixed to I2S compatible.
(1-1) Evaluation of Loop-back using DIT of AK4114 PORT2 (DIT) and X1 (X'tal) are used. DIT generates audio bi-phase signal from received data and which is output through optical connector (TOTX141). Nothing should be connected to PORT1 (DIR) and PORT3 (DSP).
JP6 BICK2 JP7 LRCK2 JP8 LRCK JP9 MCLK JP10 BICK JP11 SDTI
DIR
ADC
(1-2) Evaluation of Playback block using DIR of AK4114 PORT1 (DIR) is used. Nothing should be connected to PORT3 (DSP).
JP6 BICK2 JP7 LRCK2 JP8 LRCK JP9 MCLK JP10 BICK JP11 SDTI
DIR
ADC
The AK4114 operates at fs of 32kHz or more. If the fs is slower than 32kHz, any other evaluation mode without using DIR should be used.
-2-
2005/06
ASAHI KASEI
[AKD4642EN-B]
(1-3) Evaluation of Loop-back using AK4114 X'tal oscillator (X1) is used. Nothing should be connected to PORT1 (DIR) and PORT3 (DSP).
JP6 BICK2 JP7 LRCK2 JP8 LRCK JP9 MCLK JP10 BICK JP11 SDTI
DIR
ADC
The AK4114 operates at fs of 32kHz or more. If the fs is slower than 32kHz, any other evaluation mode without using DIR should be used.
(1-4) All interface signals including master clock are fed externally. PORT3 (DSP) is used. Nothing should be connected to PORT1 (DIR).
JP6 BICK2 JP7 LRCK2 JP8 LRCK JP9 MCLK JP10 BICK JP11 SDTI
DIR
ADC
(2) Master mode (2-1) Evaluation of Recording block using MCLK of AK4114 (2-2) Master clock is fed externally (2-1) Evaluation of Loop-back using MCLK of AK4114 X'tal oscillator (X1) is used. Nothing should be connected to PORT1 (DIR) and PORT3 (DSP). It can be evaluated at internal loop-back mode (LOOP bit = "1"). It is possible to evaluate at various sampling frequencies using built-in AK4642EN's PLL.
JP6 BICK2 JP7 LRCK2 JP8 LRCK JP9 MCLK JP10 BICK JP11 SDTI
DIR
ADC
(2-2) Master clock is fed externally PORT3 (DSP) is used and MCLK is fed from PORT3. Nothing should be connected to PORT1 (DIR). It can be evaluated at internal loop-back mode (LOOP bit = "1"). It is possible to evaluate at various sampling frequencies using built-in AK4642EN's PLL.
JP6 BICK2 JP7 LRCK2 JP8 LRCK JP9 MCLK JP10 BICK JP11 SDTI
DIR
ADC
-3-
2005/06
ASAHI KASEI
[AKD4642EN-B]
Other jumper pins set up
1. JP1 (GND) : Connection between AGND and DGND. OPEN : Both grounds are separated on board. SHORT : Both grounds are connected on board. 2. JP2,JP3 : Connection of mic power. OPEN: Mic power is not connected. SHORT : Mic power is connected. 3. JP4,JP5 : Select speaker type. OPEN : Piezo speaker SHORT : Dynamic speaker 4. JP12 : Select speaker type. Dynamic: Dynamic speaker Piezo: Piezo speaker
The function of the toggle SW
Upper-side is "H" and lower side is "L". [SW1] (PDN): Power down of AK4642EN and AK4114. Keep "H" during normal operation.
Indication for LED
[LED1] (ERF): Monitor INT0 pin of the AK4114. LED turns on when some error has occurred to AK4114.
-4-
2005/06
ASAHI KASEI
[AKD4642EN-B]
Serial Control
The AK4642EN can be controlled via the printer port (parallel port) of IBM-AT compatible PC. Connect PORT4 (CTRL) with PC by 10 wire flat cable packed with the AKD4642EN. When I2C bus mode is used, PORT4 should be directly connected to the I2C bus on the system.
Connect PC
CSN SCL/CCLK SDA/CDTI AKD4642EN-B
10 wire flat cable
10pin Connector
10pin Header
Figure 2. Connect of 10 wire flat cable
(1) 3-wire Serial Control Mode
The jumper pins should be set to the following.
JP14 CAD0
JP13 I2C_SEL
JP15 SDA
I2C
3-wire
(2) I2C-bus Control Mode
The jumper pins should be set to the following. (2-1) In case of using CAD0=0 (device address bits).
JP14 CAD0 JP13 I2C_SEL JP15 SDA
I2C
3-wire
(2-2) In case of using CAD0=1 (device address bits).
JP14 CAD0
JP13 I2C_SEL
JP15 SDA
I2C
3-wire
-5-
2005/06
ASAHI KASEI
[AKD4642EN-B]
Analog Input/Output Circuits
(1) Input Circuits 1. BEEP Input Circuit
J2 BEEP C14 1u + R15 20k BEEP
4 6 3
Figure 3. BEEP Input Circuit 2. LINE1 Input Circuit
R1 2.2k MPWR R2 2.2k
J5 LIN1/RIN1
4 6 3
JP3 RIN1
C3 1u RIN1 + C2 1u LIN1 +
JP2 LIN1
Figure 4. LINE1 Input Circuit
3. LINE2 Input Circuit
C18 1u LIN2 + J3 LIN2/RIN2
4 6 3 C19 1u RIN2 +
Figure 5. LINE2 Input Circuit
-6-
2005/06
ASAHI KASEI
[AKD4642EN-B]
(2) Output Circuits 1. Headphone-amp Output Circuit
C13 47u + HPL R14 6.8 4 6 3 R16 6.8 J1 HP
HPR C15 47u
C16 0.22u
C17 0.22u
R17 10
R18 10
Figure 6. Headphone-amp Output Circuit
2. STEREO LINE Output Circuit
C20 1u + LOUT R22 20k R21 220 J6 LOUT/ROUT
+
4 6 3
C21 1u ROUT R24 20k +
R23 220
Figure 7. STEREO LINE Output Circuit
-7-
2005/06
ASAHI KASEI
[AKD4642EN-B]
3. SPEAKER Output Circuit
R19 10 SPP J4 SPK-JACK SPK1 D1 CN1
Piezo(EXT) Dynamic
020S16 P
2
SPP D2 SPN
Dynamic Piezo(EXT) 1
N
SPN R20 10
Figure 8. SPEAKER Output Circuit
AKM assumes no responsibility for the trouble when using the above circuit examples.
-8-
2005/06
ASAHI KASEI
[AKD4642EN-B]
2. Control Software Manual Set-up of evaluation board and control software
1. Set up the AKD4642EN-B according to previous term. 2. Connect IBM-AT compatible PC with AKD4642EN-B by 10-line type flat cable (packed with AKD4642EN-B). Take care of the direction of 10pin header. (Please install the driver in the CD-ROM when this control software is used on Windows 2000/XP. Please refer "Installation Manual of Control Software Driver by AKM device control software". In case of Windows95/98/ME, this installation is not needed. This control software does not operate on Windows NT.) 3. Insert the CD-ROM labeled "AKD4642EN-B Evaluation Kit" into the CD-ROM drive. 4. Access the CD-ROM drive and double-click the icon of "akd4642.exe" to set up the control program. 5. Then please evaluate according to the follows.
Operation flow
Keep the following flow. 1. Set up the control program according to explanation above. 2. Click "Port Reset" button. 3. Click "Write default" button
Explanation of each buttons
1. [Port Reset] : 2. [Write default] : 3. [All Write] : 4. [Function1] : 5. [Function2] : 6. [Function3] : 7. [Function4] : 8. [Function5]: 9. [SAVE] : 10. [OPEN] : 11. [Write] : Set up the USB interface board (AKDUSBIF-A) when using the board. Initialize the register of the AK4642EN. Write all registers that is currently displayed. Dialog to write data by keyboard operation. Dialog to write data by keyboard operation. The sequence of register setting can be set and executed. The sequence that is created on [Function3] can be assigned to buttons and executed. The register setting that is created by [SAVE] function on main window can be assigned to buttons and executed. Save the current register setting. Write the saved values to all register. Dialog to write data by mouse operation.
Indication of data
Input data is indicated on the register map. Red letter indicates "H" or "1" and blue one indicates "L" or "0". Blank is the part that is not defined in the datasheet.
-9-
2005/06
ASAHI KASEI
[AKD4642EN-B]
Explanation of each dialog 1. [Write Dialog]: Dialog to write data by mouse operation
There are dialogs corresponding to each register. Click the [Write] button corresponding to each register to set up the dialog. If you check the check box, data becomes "H" or "1". If not, "L" or "0". If you want to write the input data to the AK4642EN, click [OK] button. If not, click [Cancel] button.
2. [Function1 Dialog] : Dialog to write data by keyboard operation
Address Box: Data Box: Input registers address in 2 figures of hexadecimal. Input registers data in 2 figures of hexadecimal.
If you want to write the input data to the AK4642EN, click [OK] button. If not, click [Cancel] button.
3. [Function2 Dialog] : Dialog to evaluate DATT
There are dialogs corresponding to register of 09h, 0Ah, 0Ch, and 0Dh. Address Box: Input registers address in 2 figures of hexadecimal. Start Data Box: Input starts data in 2 figures of hexadecimal. End Data Box: Input end data in 2 figures of hexadecimal. Interval Box: Data is written to the AK4642EN by this interval. Step Box: Data changes by this step. Mode Select Box: If you check this check box, data reaches end data, and returns to start data. [Example] Start Data = 00, End Data = 09 Data flow: 00 01 02 03 04 05 06 07 08 09 09 08 07 06 05 04 03 02 01 00 If you do not check this check box, data reaches end data, but does not return to start data. [Example] Start Data = 00, End Data = 09 Data flow: 00 01 02 03 04 05 06 07 08 09 If you want to write the input data to the AK4642EN, click [OK] button. If not, click [Cancel] button.
- 10 -
2005/06
ASAHI KASEI
[AKD4642EN-B]
4. [SAVE] and [OPEN]
4-1. [SAVE] All of current register setting values displayed on the main window are saved to the file. The extension of file name is "akr". (1) Click [SAVE] Button. (2) Set the file name and click [SAVE] Button. The extension of file name is "akr". 4-2. [OPEN] The register setting values saved by [SAVE] are written to the AK4642EN. The file type is the same as [SAVE]. (1) Click [OPEN] Button. (2) Select the file (*.akr) and Click [OPEN] Button.
- 11 -
2005/06
ASAHI KASEI
[AKD4642EN-B]
5. [Function3 Dialog]
The sequence of register setting can be set and executed. (1) Click [F3] Button. (2) Set the control sequence. Set the address, Data and Interval time. Set "-1" to the address of the step where the sequence should be paused. (3) Click [START] button. Then this sequence is executed. The sequence is paused at the step of Interval="-1". Click [START] button, the sequence restarts from the paused step. This sequence can be saved and opened by [SAVE] and [OPEN] button on the Function3 window. The extension of file name is "aks".
Figure 9. Window of [F3]
- 12 -
2005/06
ASAHI KASEI
[AKD4642EN-B]
6. [Function4 Dialog]
The sequence file (*.aks) saved by [Function3] can be listed up to 10 files, assigned to buttons and then executed. When [F4] button is clicked, the window as shown in Figure 10 opens.
Figure 10. [F4] window
- 13 -
2005/06
ASAHI KASEI
[AKD4642EN-B]
6-1. [OPEN] buttons on left side and [START] buttons (1) Click [OPEN] button and select the sequence file (*.aks) saved by [Function3]. The sequence file name is displayed as shown in Figure 11. ( In case that the selected sequence file name is "DAC_Stereo_ON.aks")
Figure 11. [F4] window(2) (2) Click [START] button, then the sequence is executed.
6-2. [SAVE] and [OPEN] buttons on right side [SAVE] : The name assign of sequence file displayed on [Function4] window can be saved to the file. The file name is "*.ak4". [OPEN] : The name assign of sequence file(*.ak4) saved by [SAVE] is loaded.
6-3. Note (1) This function doesn't support the pause function of sequence function. (2) All files used by [SAVE] and [OPEN] function on right side need to be in the same folder. (3) When the sequence is changed in [Function3], the sequence file (*.aks) should be loaded again in order to reflect the change.
- 14 -
2005/06
ASAHI KASEI
[AKD4642EN-B]
7. [Function5 Dialog]
The register setting file(*.akr) saved by [SAVE] function on main window can be listed up to 10 files, assigned to buttons and then executed. When [F5] button is clicked, the window as shown in Figure 12 opens.
Figure 12. [F5] window
7-1. [OPEN] buttons on left side and [WRITE] button (1) Click [OPEN] button and select the register setting file (*.akr). The register setting file name is displayed as shown in Figure 13. (In case that the selected file name is "DAC_Output.akr") (2) Click [WRITE] button, then the register setting is executed.
- 15 -
2005/06
ASAHI KASEI
[AKD4642EN-B]
Figure 13. [F5] windows(2)
7-2. [SAVE] and [OPEN] buttons on right side [SAVE] : The name assign of register setting file displayed on [Function5] window can be saved to the file. The file name is "*.ak5". [OPEN] : The name assign of register setting file(*.ak5) saved by [SAVE] is loaded.
7-3. Note (1) All files used by [SAVE] and [OPEN] function on right side need to be in the same folder. (2) When the register setting is changed by [SAVE] Button on the main window, the register setting file (*.akr) should be loaded again in order to reflect the change.
- 16 -
2005/06
ASAHI KASEI
[AKD4642EN-B]
MEASUREMENT RESULTS
1. EXT mode (slave mode) [Measurement condition] * Measurement unit: Audio Precision, System two * BICK: 64fs * Bit: 16bit * Measurement Frequency: 20 20kHz * Power Supply: AVDD=DVDD=HVDD=3.3V * Temperature: Room * Input Frequency: 1kHz * Sampling Frequency: 44.1kHz
[Measurement Results]
2. ADC (LIN2/RIN2) characteristics (IVOL=0dB, ALC1 = OFF, LIN2/RIN2 L[dB] MGAIN Bit THD+N DR S/N 20kHzLPF (-1dB) 20kHzLPF + A-weighted 20kHzLPF + A-weighted 00 87.3 94.9 95.0 01 82.9 86.3 86.2 00 87.1 94.9 95.1 ADC IVOL)
R[dB] 01 82.7 86.1 86.0
3.DAC (LOUT/ROUT) characteristics (RL=10k, DAC LOUT/ROUT) L[dB] R[dB] THD+N S/N 20kHzLPF (-3dB) 20kHzLPF + A-weighted 87.5 92.0 87.6 93.4
- 17 -
2005/06
ASAHI KASEI
[AKD4642EN-B]
2. PLOT DATA 2-1.ADC (LIN2/RIN2
AKM
+0 -10 -20 -30 -40 -50 d B F S -60 -70 -80 -90 -100 -110 -120 -130 -130
ADC) PLOT DATA
AK4642 THD+N vs. Input Level LIN2/RIN2
09/17/04 10:16:26
-120
-110
-100
-90
-80
-70 dBr
-60
-50
-40
-30
-20
-10
Figure 14. THD+N vs. Input Level
AKM
+0 -10 -20 -30 -40 -50 d B F S -60 -70 -80 -90 -100 -110 -120 20
AK4642 THD+N vs. fin LIN2/RIN2
09/15/04 18:17:10
50
100
200
500 Hz
1k
2k
5k
10k
20k
Figure 15. THD+N vs. Input Frequency
- 18 -
2005/06
ASAHI KASEI
[AKD4642EN-B]
AKM
+0 -10 -20 -30 -40 -50 d B F S -60 -70 -80 -90 -100 -110 -120 -120
AK 4642 Linearity LIN 2/RIN2
09 /15 /04 18:06:29
-110
-100
-90
-80
-70
-60 dBr
-50
-40
-30
-20
-10
+0
Figure 16. Linearity
AKM
+5
AK4642 Frequency Responce LIN2/RIN2
09/15/04 18:11:16
+4
+3
+2
+1 d B F S
+0
-1
-2
-3
-4
-5 20
50
100
200
500 Hz
1k
2k
5k
10k
20k
Figure 17. Frequency Response
- 19 -
2005/06
ASAHI KASEI
[AKD4642EN-B]
AKM
+0 -10 -20 -30 -40 -50 -60 -70 d B F S -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 -180 20 50 100
AK4642 FFT THD+N LIN2/RIN2
09/17/04 11:32:36
200
500 Hz
1k
2k
5k
10k
20k
Figure 18. FFT Plot ( Input level=-1.0dBFS)
AKM
+0 -10 -20 -30 -40 -50 -60 -70 d B F S -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 -180 20 50 100
AK4642 FFT DR LIN2/RIN2
09/17/04 11:35:18
200
500 Hz
1k
2k
5k
10k
20k
Figure 19. FFT Plot ( Input level=-60.0dBFS )
- 20 -
2005/06
ASAHI KASEI
[AKD4642EN-B]
AKM
+0 -10 -20 -30 -40 -50 -60 -70 d B F S -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 -180 20 50 100
AK4642 FFT DR LIN2/RIN2
09/17/04 11:36:17
200
500 Hz
1k
2k
5k
10k
20k
Figure 20. FFT Plot ( No signal )
AKM
-10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 -130 -140 20
AK 4642 Crosstalk LIN 2/RIN2
09 /15 /04 17:58:45
d B
50
100
200
500 Hz
1k
2k
5k
10k
20k
Figure 21. Crosstalk Plot
- 21 -
2005/06
ASAHI KASEI
[AKD4642EN-B]
2-2. DAC(DAC
AKM
+0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 -120
LOUT/ROUT) PLOT DATA
AK4642 THD vs. Input Level LOUT/ROUT
09/21/04 11:04:02
d B r A
-110
-100
-90
-80
-70
-60 dBFS
-50
-40
-30
-20
-10
+0
Figure 22. THD+N vs. Input Level
AKM
+0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 20
AK4642 THD+N vs. fin LOUT/ROUT
09/17/04 10:33:02
d B r A
50
100
200
500 Hz
1k
2k
5k
10k
20k
Figure 23. THD+N vs. Input Frequency
- 22 -
2005/06
ASAHI KASEI
[AKD4642EN-B]
AKM
+0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 -120
AK4642 Linearity LOUT/ROUT
09/21/04 11:19:21
d B r A
-110
-100
-90
-80
-70
-60 dBFS
-50
-40
-30
-20
-10
+0
Figure 24. Linearity
AKM
+3 +2.5 +2 +1.5 +1 +0.5 +0 -0.5 -1 -1.5 -2 -2.5 -3 2k
AK4642 Frequency Responce LOUT/ROUT
09/21/04 13:09:12
d B r A
4k
6k
8k
10k Hz
12k
14k
16k
18k
20k
Figure 25. Frequency Response
- 23 -
2005/06
ASAHI KASEI
[AKD4642EN-B]
AKM
+0 -10 -20 -30 -40 -50 -60 -70 d B r A -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 20 50
AK4642 FFT THD+N LOUT/ROUT
09/21/04 10:51:51
100
200
500 Hz
1k
2k
5k
10k
20k
Figure 26. FFT Plot ( Input level=-3dBFS )
AKM
+0 -10 -20 -30 -40 -50 -60 -70 d B r A -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 20 50 100
AK4642 FFT DR LOUT/ROUT
09/21/04 10:53:54
200
500 Hz
1k
2k
5k
10k
20k
Figure 27. FFT Plot ( Input level=-60.0dBFS )
- 24 -
2005/06
ASAHI KASEI
[AKD4642EN-B]
AKM
+0 -10 -20 -30 -40 -50 -60 -70 d B r A -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 20 50 100
AK4642 FFT S/N LOUT/ROUT
09/21/04 10:55:10
200
500 Hz
1k
2k
5k
10k
20k
Figure 28. FFT Plot ( No signal )
AKM
+0 -10 -20 -30 -40 -50 d B -60 -70 -80 -90 -100 -110 -120 20
AK 4642 Crosstalk LOUT /ROUT
09 /15 /04 19:30:36
50
100
200
500 Hz
1k
2k
5k
10k
20k
Figure 29. Crosstalk Plot
- 25 -
2005/06
ASAHI KASEI
[AKD4642EN-B]
Revision History Date (YY/MM/DD) 05/06/24 Manual Revision KM079300 Board Revision 0 Reason First Edition Contents
IMPORTANT NOTICE * These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current status. * AKM assumes no liability for infringement of any patent, intellectual property, or other right in the application or use of any information contained herein. * Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials. * AKM products are neither intended nor authorized for use as critical components in any safety, life support, or other hazard related device or system, and AKM assumes no responsibility relating to any such use, except with the express written consent of the Representative Director of AKM. As used here: (a) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property. (b) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability. * It is the responsibility of the buyer or distributor of an AKM product who distributes, disposes of, or otherwise places the product with a third party to notify that party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.
- 26 -
2005/06
A
B
C
D
E
DGND
JP1 GND
AGND
BEEP
ROUT
LOUT
E
E
RIN1
RIN2
LIN1
LIN2
VCC T45_R
1
DGND T45_B
1
AGND T45_B
1
VCC
D
31
28
32
27
30
U5
29
BEEP
ROUT
26
MPWR
1
MUTET
LOUT
IN1+
RIN2
LIN2
IN1-
25
MPWR
2
VCOM
C4 2.2u
+
C5 0.1u
3 AVSS HVSS 22
REG
C
4
JP13 I2C_SEL C10 4.7n
AVDD
HVDD
21
R3
10k
5 VCOC
4642EN
SPP
20
R4 47k
6 I2C SPN 19
R5 10
R6 PDN R7 CSN
51
7 PDN MCKO 18
51
8
CCLK/SCL
CSN/CAD0
CDTI/SDA
MCKI DVDD SDTO DVSS LRCK BICK SDTI
17
9
10
11
12
13
14
15
C11 0.1u
B
16
R8 51
R9 51
R10 51
R11 51
R12 51
R13 51 +
CCLK
CDTI
SDTI
SDTO
A
LRCK
BICK
C12 10u
A
B
C
+
C6 10u
C7 0.1u
+ +
C1 1u
D
HPL
24
HPL
HPR
23
HPR
C8 0.1u
C9 10u
JP12 HVDD
PIEZO Dynamic SPP
VCC REG
C
SPN TEST2
MCKI
B
A
Title Size Document Number
AKD4642EN-B
AK4642EN
Sheet
E
Rev
A3
Date:
D
0 1
of
Friday, June 10, 2005
5
A
B
C
D
E
C15 47u
E
J2 BEEP
6 4 3
+
R16 6.8
6 4 3
HPR + C14 1u + + R15 20k BEEP HPL C13 47u R14 6.8
J1 HP
E
C16 0.22u
C17 0.22u
J3 LIN2/RIN2
6 4 3
D
C19 1u RIN2 + + C18 1u LIN2 + + R1 2.2k MPWR R2 2.2k SPP
R17 10
R18 10
D
R19 10
3 4 6
J4 SPK-JACK SPK1
D1
A K
CN1
Piezo(EXT) Dynamic
020S16 P
J5 LIN1/RIN1
C
6 4 3
JP3 RIN1
C3 1u RIN1 + C2 1u LIN1 +
DIODE ZENER D2
A K
2
C
JP5 SPKP
Dynamic Piezo(EXT)
1
DIODE ZENER
JP4 SPKN
N
JP2 LIN1
SPN R20 10
B
C21 1u + ROUT R24 20k
R23 220
6 4 3
J6 LOUT/ROUT
B
C20 1u LOUT R22 20k +
R21 220
A
A
Title Size Document Number
AKD4642EN-B
Input/Output
Sheet
E
Rev
A3
Date:
A B C D
0 2
of
Friday, June 10, 2005
5
A
B
C
D
E
VCC REG VCC L1 47u
E
1
PORT1
VCC GND OUT 3 2 1
2
T1 TA48033F
GND
E
TORX141
C28 0.1u
+ C29 10u
R25 470
REG
C30 0.1u
C22 47u
+
C23 0.1u
C24 0.1u
2
1
C27 10u +
IN
OUT
REG L2 10u
D3V C25 0.1u for 74HC14 D3V
45 41 39 47 43 48 46 44
C31 0.47u
R26 18k
U2
D
42
40
38
37
VCOM
AVSS
TEST1
AVDD
RX3
RX2
RX1
RX0
INT1
U3A 74HC14
INT0 36 1 14 2 7
NC
NC
R
D
R27 1k
K
LED1
A
1
IPS0
D3V
ERF
2 NC OCKS0 35
D3V
R38 47k
3 DIF0 OCKS1 34
4
TEST2
CM1
33
R28 47k
5 DIF1 CM0 32
4114_PDN
C
C
6
NC
1
7
DIF2
AK4114
PDN
31
C32 5p
XTI 30
TEST1
X1 11.2896MHz
IPS1 XTO 2 8 29
C33 5p
9
P/SN
DAUX
28
SDTO
10
XTL0
MCKO2
27
11
B
XTL1
BICK
26
DIR_BICK
B
12
VIN MCKO1 DVDD COUT UOUT BOUT VOUT DVSS DVSS TVDD LRCK TX0 TX1
SDTO
25
DIR_SDTO
13
14
15
16
17
18
19
20
21
22
23
C34 0.1u +
C35 0.1u +
24
DIR_LRCK
D3V PORT2
IN VCC
A
DIR_MCLK
C36 10u
3 2 1
R29 5.1 REG
C37 10u
GND
A
TOTX141
C38 0.1u
Title Size Document Number
AKD4642EN-B
DIR/DIT
Sheet
E
Rev
A3
Date:
A B C D
0 3
of
Thursday, June 09, 2005
5
A
B
C
D
E
U4
MCKI
E
11
Y8
A8
9
E
JP6 BICK2 BICK JP7 LRCK2 LRCK
13 Y6 A6 7 12 Y7 A7 8
JP8 LRCK DIR_LRCK
SDTI JP15 SDA CDTI I2C CCLK 3-wire
14
Y5
A5
6
15
Y4
A4
5
16
Y3
A3
4
D
CSN
17
Y2
A2
3
D
PDN
18
Y1
A1
2
10
GND
G2
19
C39 0.1u
20 VCC G1 1
D3V
74LVC541
C
JP9 MCLK JP10 BICK DIR_BICK DIR_MCLK MCLK BICK LRCK SDTI VCC
1 2 3 4 5
C
PORT3
10 9 8 7 6
REG
R30 R33 R35 PORT4
1 2 3 4 5 10 9 8 7 6
10k 10k 10k
R31 R32 R34
470 470 470
DSP R36 D3V 10k JP14 CAD0 ADC SDTO
CSN SCL/CCLK SDA/CDTI
CTRL
B
B
JP11 SDTI DIR D3V
K
DIR_SDTO
D3V D3 HSU119
3
R37 10k
A
U3B 74HC14
14 4 7 5
U3C 74HC14
14 6 7
4114_PDN
L
3 1
A
H SW1 PDN
2
C40 0.1u
Title Size Document Number
A
AKD4642EN-B
LOGIC
Sheet
E
Rev
A3
Date:
A B C D
0 4
of
Thursday, June 09, 2005
5
A
B
C
D
E
E
E
D
D
D3V U3F 74HC14
13 14 12 7
U3E 74HC14
11 14 10 7
U3D 74HC14
C
9
14 8 7
C
B
B
A
A
Title Size Document Number
AKD4642EN-B
PIN
Sheet
E
Rev
A3
Date:
A B C D
0 5
of
Monday, June 06, 2005
5

▲Up To Search▲

Price & Availability of AKD4642EN-B

	To Download AKD4642EN-B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .