 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| UC T M E NT ROD E TE P EPLAC enter at E SO L D ED R t C m/tsc OB N p po r MME nical Su tersil.co EC O h .in Data c or w January 17, 2002 NO R t our TeSheet ww SI L tac on I N T ER c 81-88 (R) EL5283 FN7189 Window 8ns High-Speed Comparator The EL5283 comparator is designed for operation in single supply and dual supply applications with 5V to 12V between VS+ and VS-. For single supplies, the inputs can operate from 0.1V below ground for use in ground-sensing applications. The output side of the comparators can be supplied from a single supply of 2.7V to 5V. The rail-to-rail output swing enables direct connection of the comparator to both CMOS and TTL logic circuits. The latch input of the EL5283 can be used to hold the comparator output value by applying a low logic level to the pin. The EL5283 is a window comparator. A single input is compared with a high reference and a low. When the output goes beyond one of these reference signals, the relevant output goes low. The EL5283 is available in the 10-pin MSOP package and is specified for operation over the full -40C to +85C temperature range. Also available are a single (EL5181) and quad versions (EL5481 and EL5482). Features * 8ns typ. propagation delay * 5V to 12V input supply * +2.7V to +5V output supply * True-to-ground input * Rail-to-rail outputs * Active low latch * Single available (EL5181) * Dual available (EL5281) * Quad available (EL5481 & EL5482) * Pin-compatible 4ns family available (EL5x85, EL5287 & EL5486) Applications * Threshold detection * High speed sampling circuits * High speed triggers * Line receivers * PWM circuits Pinout EL5283 (10-PIN MSOP) TOP VIEW * High speed V/F converters Ordering Information PART NUMBER PACKAGE 10-Pin MSOP 10-Pin MSOP TAPE & REEL 13" PKG. NO. MDP0043 MDP0043 10 VSD VS+ 1 EL5283CY VREFH 2 + IN 3 + VREFL 4 7 OUTL 8 LATCH 9 OUTH EL5283CY-T13 VS- 5 6 GND 1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright (c) Intersil Americas Inc. 2003. All Rights Reserved. Elantec is a registered trademark of Elantec Semiconductor, Inc. All other trademarks mentioned are the property of their respective owners. EL5283 Absolute Maximum Ratings (TA = 25C) Analog Supply Voltage (VS+ to VS-) . . . . . . . . . . . . . . . . . . . +12.6V Digital Supply Voltage (VSD to GND) . . . . . . . . . . . . . . . . . . . . .+7V Differential Input Voltage . . . . . . . . . . .[(VS-) -0.2V] to [(VS+) +0.2V] Common-mode Input Voltage . . . . . . .[(VS-) -0.2V] to [(VS+) +0.2V] Latch Input Voltage . . . . . . . . . . . . . . . . . . . . -0.2V to [(VSD) +0.2V] Storage Temperature Range . . . . . . . . . . . . . . . . . .-65C to +150C Ambient Operating Temperature . . . . . . . . . . . . . . . .-40C to +85C Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 125C Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Curves CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: TJ = TC = TA Electrical Specifications PARAMETER INPUT VOS IB CIN VCM CMRR OUTPUT VOH VOL VS = 5V, VSD = 5V, RL = 2.3k, TA = 25C, unless otherwise specified. CONDITION MIN TYP MAX UNIT DESCRIPTION Input Offset Voltage Input Bias Current Input Capacitance Input Voltage Range Common-mode Rejection Ratio VCM = 0V, VO = 2.5V -6 1 -3.5 5 (VS-) - 0.1 4 mV A pF (VS+) - 2.25 90 V dB -5.1V < VCM < +2.75V 65 Output High Voltage Output Low Voltage VIN > 250mV VIN > 250mV VSD - 0.6 VSD - 0.4 GND + 0.25 GND + 0.5 V V DYNAMIC PERFORMANCE tPD+ tPDSUPPLY IS+ ISISD Positive Analog Supply Current Negative Analog Supply Current Digital Supply Current at No Load Per comparator Per comparator Per comparator, output high Per comparator, output low PSRR LATCH VLH VLL ILH ILL tD+ tDtS tH tPW(D) Latch Input Voltage High Latch Input Voltage Low Latch Input Current High Latch Input Current Low Latch Disable to High Delay Latch Disable to Low Delay Minimum Setup Time Minimum Hold Time Minimum Latch Disable Pulse Width VLH = 3.0V VLL = 0.3V 0.8 -50 -50 -30 -40 6 6 2 1 10 2.0 V V A A ns ns ns ns ns Power Supply Rejection Ratio 60 7 5 4 0.75 80 8.2 6.5 5 1 mA mA mA mA dB Positive Going Delay Time Negative Going Delay Time VIN = 1VP-P, VOD = 50mV VIN = 1VP-P, VOD = 50mV 8 8 12 12 ns ns 2 EL5283 Typical Performance Curves Positive Supply Current vs Temperature (per comparator) 7.15 7.1 7.05 7 IS+ (mA) 6.95 6.9 6.85 6.8 6.75 6.7 -50 -30 -10 10 30 50 70 90 IS- (mA) Output Low -4.5 -4.6 -4.7 -4.8 -4.9 -5 -5.1 -5.2 Negative Supply Current vs Temperature (per comparator) -5.3 -50 -30 -10 10 30 50 70 90 Temperature (C) Supply Current vs Supply Voltage (per comparator) 8 7 6 5 IS (mA) 4 3 2 1 0 0 1 2 3 4 5 6 7 VS (V) Offset Voltage vs Temperature 1.6 1.5 1.4 Delay Time (ns) 1.3 VOS (mV) 1.2 1.1 1 0.9 0.8 0.7 0.6 -50 -30 -10 10 30 50 70 90 10 9.5 9 8.5 8 7.5 7 6.5 6 5.5 5 0 100 1 0 -50 IB (A) IS+ IS4 3 2 VS+=VSD VOUT=low 6 5 Temperature (C) Input Bias Current vs Temperature -30 -10 10 30 50 70 90 Temperature (C) Propagation Delay vs Overdrive VIN=1V Step VS=5V VSD=5V VIN=1V Step RL=2.2k TPD+ TPD- 200 300 VOD (mV) 400 500 600 Temperature (C) 3 EL5283 Typical Performance Curves (Continued) 12 11 Delay Time (ns) 10 9 8 7 Propagation Delay vs Load Capacitance VIN=1V Step VS=5V VSD=5V RL=2.2k VIN=1V Step VOD=50mV 10.5 10 9.5 Propagation Delay vs Supply Voltage VIN=1V Step VSD=VS+ VIN=1V Step VOD=50mV RL=2.2k TPD+ TPD+ Delay Time (ns) 9 8.5 8 7.5 7 6.5 6 TPD- TPD- 6 0 20 40 60 CLOAD (pF) 80 100 120 5.5 4 4.5 5 VS (V) 5.5 6 10 9.5 9 Delay Time (ns) 8.5 8 7.5 7 6.5 Propagation Delay vs Overdrive VIN=3VP-P Step 11 10.5 Propagation Delay vs Overdrive VIN=5VP-P Step VS=5V VSD=5V RL=2.2k VIN=5V Step TPD+ TPD+ Delay Time (ns) 10 9.5 9 8.5 8 7.5 TPD- 6 0 VS=5V VSD=5V VIN=1V Step RL=2.2k 0.2 0.4 0.6 0.8 1 1.2 TPD- 1.4 1.6 1.8 2 7 0 0.5 1 1.5 VOD (V) 2 2.5 3 VOD (V) Propagation Delay vs Source Resistance VIN=1V Step VS=5V VSD=5V RL=2.2k VIN=1V Step VOD=50mV Output Low Voltage vs Load Current 0.33 20 18 16 Delay Time (ns) 14 12 10 8 6 Output Low Voltage (V) 0.29 TA=25C 0.25 TA=85C TPD+ TPD- 0.21 TA=-40C VS=5V VSD=5V VIN=-50mV 6 8 10 4 0 0.17 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 0 2 4 Source Resistance (k) Load Current (mA) 4 EL5283 Typical Performance Curves (Continued) Output High Voltage vs Load Current 4.8 4.75 Output High Voltage (V) 4.7 4.65 4.6 4.55 4.5 4.45 4.4 4.35 0 2 4 6 8 10 Load Current (mA) Package Power Dissipation vs Ambient Temperature JEDEC JESD51-3 Low Effective Thermal Conductivity Test Board 0.6 0.5 Power Dissipation (W) 0.4 0.3 0.2 0.1 0 0 25 50 75 85 100 Ambient Temperature (C) 125 486mW Power Dissipation (W) 0.8 1 5 0 TA=85C TA=25C ISD (mA) TA=-40C VS=5V VSD=5V VIN=50mV 30 Digital Supply Current vs Input Switching Frequency VS=5V 25 20 15 10 VSD=5V VSD=3V 0 5 10 15 20 25 30 35 40 45 50 Frequency (MHz) Package Power Dissipation vs Ambient Temperature JEDEC JESD51-7 High Effective Thermal Conductivity Test Board 870mW M S 11 OP1 5 0 C/ W P1 20 0 6 C/ W M SO 0.6 0.4 0.2 0 0 25 50 75 85 100 125 Ambient Temperature (C) Output with 30MHz Input VIN=3VP-P VIN=1VP-P FIN=30MH VS=5V VSD=5V VIN=3VP-P FIN=30MH VS=5V VSD=5V Output with 30MHz Input VIN=1VP-P VO VO VIN 1V 2V 20ns VIN 2V 2V 20ns 5 EL5283 Timing Diagram Compare Latch Enable Input Latch Differenti al Input Voltage tS VIN tH Latch Compare 1.4V Latch tPW(D VOS VDD tPDtD+(D) Comparator Output 2.4V Definition of Terms TERMS VOS VIN VOD tPD+ tPDtD+ tD tS tH tPW (D) DEFINITION Input Offset Voltage - Voltage applied between the two input terminals to obtain CMOS logic threshold at the output Input Voltage Pulse Amplitude - Usually set to 100mV for comparator specifications Input Voltage Overdrive - Usually set to 5mV and in opposite polarity to VIN for comparator specifications Input to Output High Delay - The propagation delay measured from the time the input signal crosses the input offset voltage to the CMOS logic threshold of an output low to high transition Input to Output Low Delay - The propagation delay measured from the time the input signal crosses the input offset voltage to the CMOS logic threshold of an output high to low transition Latch Disable to Output High Delay - The propagation delay measured from the latch signal crossing the CMOS threshold in a low to high transition to the point of the output crossing CMOS threshold in a low to high transition Latch Disable to Output Low Delay - The propagation delay measured from the latch signal crossing the CMOS threshold in a low to high transition to the point of the output crossing CMOS threshold in a high to low transition Minimum Setup Time - The minimum time before the negative transition of the latch signal that an input signal change must be present in order to be acquired and held at the outputs Minimum Hold Time - The minimum time after the negative transition of the latch signal that an input signal must remain unchanged in order to be acquired and held at the output Minimum Latch Disable Pulse Width - The minimum time that the latch signal must remain high in order to acquire and hold an input signal change 6 EL5283 Pin Descriptions PIN NUMBER 1 2 PIN NAME VS+ VREFH FUNCTION Positive supply voltage Upper voltage reference VS+ EQUIVALENT CIRCUIT VREF IN VSCircuit 1 3 4 5 6 7 IN VREFL VSGDN OUTL Input Lower voltage reference Negative supply voltage Digital ground Low output (Reference Circuit 1) (Reference Circuit 1) VSD VS+ OUT VSCircuit 2 8 LATCH Latch LATCH VS+ VSD VSD VSCircuit 3 9 10 OUTH VSD High output Digital supply voltage (Reference Circuit 2) Applications Information Power Supplies and Circuit Layout The EL5283 comparator operates with single and dual supply with 5V to 12V between VS+ and VS-. The output side of the comparators is supplied by a single supply from 2.7V to 5V. The rail to rail output swing enables direct connection of the comparator to both CMOS and TTL logic circuits. As with many high speed devices, the supplies must be well bypassed. Elantec recommends a 4.7F tantalum in parallel with a 0.1F ceramic. These should be placed as close as possible to the supply pins. Keep all leads short to reduce stray capacitance and lead inductance. This will also minimize unwanted parasitic feedback around the comparator. The device should be soldered directly to the PC board instead of using a socket. Use a PC board with a good, unbroken low inductance ground plane. Good ground plane construction techniques enhance stability of the comparators. Input Voltage Considerations The EL5283 input range is specified from 0.1V below VS- to 2.25V below VS+. The criterion for the input limit is that the output still responds correctly to a small differential input signal. The differential input stage is a pair of PNP transistors, therefore, the input bias current flows out of the device. When either input signal falls below the negative input voltage limit, the parasitic PN junction formed by the substrate and the base of the PNP will turn on, resulting in a significant increase of input bias current. If one of the inputs goes above the positive input voltage limit, the output will still maintain the correct logic level as long as the other input stays within the input range. However, the propagation delay will increase. When both inputs are outside the input voltage range, the output becomes unpredictable. Large differential 7 EL5283 voltages greater than the supply voltage should be avoided to prevent damages to the input stage. where: VS is the analog supply voltage from VS+ to VSIS is the analog quiescent supply current per comparator VSD is the digital supply voltage from VSD to ground ISD is the digital supply current per comparator N is the number of comparators in the package ISD strongly depends on the input switching frequency. Please refer to the performance curve to choose the input driving frequency. Having obtained the power dissipation, the maximum junction temperature can be determined as follows: T JMAX = T MAX + JA x P DISS Input Slew Rate Most high speed comparators oscillate when the voltage of one of the inputs is close to or equal to the voltage on the other input due to noise or undesirable feedback. For clean output waveform, the input must meet certain minimum slew rate requirements. In some applications, it may be helpful to apply some positive feedback (hysteresis) between the output and the positive input. The hysteresis effectively causes one comparator's input voltage to move quickly past the other, thus taking the input out of the region where oscillation occurs. For the EL5283, the propagation delay increases when the input slew rate increases for low overdrive voltages. With high overdrive voltages, the propagation delay does not change much with the input slew rate. where: TMAX is the maximum ambient temperature JA is the thermal resistance of the package Latch Pin Dynamics The EL5283 contains a "transparent" latch for each channel. The latch pin is designed to be driven with either a TTL or CMOS output. When the latch is connected to a logic high level or left floating, the comparator is transparent and immediately responds to the changes at the input terminals. When the latch is switched to a logic low level, the comparator output latches remains latched to its value just before the latch high-to-low transition. To guarantee data retention, the input signal must remain the same state at least 1ns (hold time) after the latch goes low and at least 2ns (setup time) before the latch goes low. When the latch goes high, the new data will appear at the output in approximately 6ns (latch propagation delay). Window Detector If VIN is in the range of VREFL < VIN < VREFH, both outputs go high and the input in range is high. If VIN is out of the range set by VREFH and VREFL, the input in range is low. VREFH + - OUTH Input In Range VIN + - VREFL OUTL Power Dissipation When switching at high speeds, the comparator's drive capability is limited by the rise in junction temperature caused by the internal power dissipation. For reliable operation, the junction temperature must be kept below TJMAX (125C). An approximate equation for the device power dissipation is as follows. Assume the power dissipation in the load is very small: P DISS = ( V S x I S + V SD x I SD ) x N All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 8 |
Price & Availability of EL5283
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |