 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| High Performance VRM Using the TPS5210 User's Guide March 1999 Mixed-Signal Products SLVU011 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof. Copyright (c) 1999, Texas Instruments Incorporated Related Documentation From Texas Instruments Preface Read This First About This Manual This User's Guide describes how to connect and evaluate a synchronous buck regulator using a TI TPS5210 Programmable Synchronous Buck Regulator Controller. All the documentation that is required to reproduce this design is included to provide a total system solution. How to Use This Manual This document contains the following chapters: FCC Warning Chapter 1 Introduction Chapter 2 Schematics Chapter 3 Physical Layouts Chapter 4 Bills of Material Related Documentation From Texas Instruments Designing Fast Response Synchronous Buck Regulators Using the TPS5210 Application Report, Literature Number SLVA044. TPS5210 PROGRAMMABLE SYNCHRONOUS-BUCK REGULATOR CONTROLLER Data Sheet, Literature Number SLVS171 Related Documentation From Intel VRM 8.3 DC-DC Converter Design Guidelines Intel document Order number: 243870-001, June 1998. This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been Read This First iii Trademarks tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference. Trademarks TI is a trademark of Texas Instruments Incorporated. iv Running Title--Attribute Reference Contents 1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.1 Background . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.2 Performance Specification Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.3 Voltage Identification Codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1 1-2 1-3 1-4 2 Schematics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1 2.1 Main Board Schematic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-2 2.2 Daughter Board Schematic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3 Physical Layouts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3.1 Assembly View . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3.2 Assembly Details . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3.3 Input/Output Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1 3-2 3-3 3-5 3 4 Bills of Material . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-1 4.1 Main Board Bill of Materials . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-2 4.2 Daughter Board Bill of Materials . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-4 Figures 2-1 2-2 3-1 3-2 3-3 3-4 Main Board Schematic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Daughter Board Schematic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Assembled Side View . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Main Board Assembly . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Daughter Board Assembly . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Input/Output Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-2 2-3 3-2 3-3 3-4 3-5 Tables 1-1 1-2 4-1 4-2 Performance Specification Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Voltage Identification Codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Main Board Bill of Materials . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Daughter Board Bill of Materials . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-3 1-4 4-2 4-4 Contents v vi Chapter 1 Introduction The TPS5210EVM-116 (SLVP116) Synchronous-Buck Converter VRM Evaluation Module provides a method for evaluating the performance of a synchronous buck converter using the TPS5210 ripple regulator controller designed to meet or exceed the Intel VRM8.3 dc-dc converter electrical and mechanical specifications. A complete system solution is presented and documented. The power supply is a programmable step-down dc-dc VRM that can deliver up to 16 A of continuous output current at a programmable output voltage from 1.3 V to 3.5 V determined by a 5-bit DAC code. The power supply is configured on two PWBs, the main board containing the power and filtering components and the daughter board containing the TPS5210 controller and its associated components. Topic 1.1 1.2 1.3 Page Background . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2 Performance Specification Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-3 Voltage Identification Codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-4 Introduction 1-1 Background 1.1 Background New high performance microprocessors may require from 40 to 80 watts of power for the CPU alone. Load current must be supplied with up to 30 A/s slew rate while keeping the output voltage within tight regulation and response time tolerances. Parasitic interconnect impedances between the power supply and the processor must be kept to a minimum. Fast responding synchronous buck DC/DC converters controlled by the Texas Instruments TPS5210 hysteretic controller are ideally suited for microprocessor power applications requiring fast response and precise regulation to rapidly changing loads. Conventional synchronous regulator control techniques include fixed frequency voltage-mode, fixed frequency current-mode, variable frequency current-mode, variable on-time, or variable off-time. CPU power supplies that are designed using these types of control methods require additional bulk storage capacitors on the output to maintain VO within the regulation limits during the high di/dt load transients because of the limited bandwidth of the controller. Some controllers add a fast loop around the slower main control loop to improve the response time, but VO must deviate outside a fixed tolerance band before the fast loop becomes active. The hysteretic control method employed by the TPS5210 offers superior performance with no requirements for additional output capacitance or difficult loop compensation design. The TPS5210 controller was optimized for tight VO regulation under static and dynamic load conditions, for improved system efficiency, and for operation in systems that derive main power from 12 V or 5 V. 1-2 Introduction Performance Specification Summary 1.2 Performance Specification Summary This section summarizes the performance specifications of the SLVP116 converter. Table 1-1 gives the performance specifications of the converters. Table 1-1. Performance Specification Summary SPECIFICATION Input voltage range Output voltage range Static voltage tolerance Line regulation Load regulation Transient response Output current range Current limit Output ripple Soft-start risetime Operating frequency Efficiency, 10 A load Efficiency, 4 A load Notes: 1) IO = 12 A. 2) VID inputs set for VREF = 2 V. 3) Input voltage can be at any point over entire range. 4) Input voltage adjusted to 12 Vdc. 5) IO can be at any point over entire range. 6) IO pulsed from 0 A to 16 A, di/dt = 30 A/s. TEST CONDITIONS MIN 4.5 11.4 TYP 5 12 2 2 0.05% 0.1% 55 50 MAX UNITS 5.5 13 3.5 2.02 0.1% 0.4% mV pk sec 16 A A mV ms kHz V V V 5-V Input 12-V Input See Note 1 See Note 2 See Notes 1 and 3 See Notes 4 and 5 See Note 6 See Note 3 See Note 3 See Notes 3 and 5 See Note 4 See Notes 1 and 4 See Notes 2 and 4 See Notes 2 and 4 1.3 1.98 0 16 35 10 125 90% 86% Introduction 1-3 Voltage Identification Codes 1.3 Voltage Identification Codes The output voltage is programmed by driving the 5 VID inputs. The output voltage for a given VID input is shown in Table 1-2. Table 1-2. Voltage Identification Codes VID Terminals (0 = GND, 1 = floating or pull-up to 5 V) VID3 VID2 VID1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 VREF VID0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 (Vdc) 1.30 1.35 1.40 1.45 1.50 1.55 1.60 1.65 1.70 1.75 1.80 1.85 1.90 1.95 2.00 2.05 No CPU 2.10 2.20 2.30 2.40 2.50 2.60 2.70 2.80 2.90 3.00 3.10 3.20 3.30 3.40 3.50 VID4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1-4 Introduction Chapter 2 Schematics This chapter contains the schematic diagrams for the main board and the controller board. Topic 2.1 2.2 Page Main Board Schematic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-2 Controller Board Schematic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3 Schematics 2-1 Main Board Schematic Diagram 2-2 L1 C5-C7 1.0 F + C27 10 F L2 1H 1 2 Q3 Si4410 Q5 R7 Si4410 2 R8 2 + Q4 R6 Si4410 2 + Q1 Si4410 Q2 Si4410 1.15 H + C1-C4 270 F C8-C10 0.1 F R1 10 Controller Board P2 C14-C17 820 F C18-C21 10 F R2 10 1 2 C22-C25 0.1 F VOUT SENSE AGND 5V PWRGD VID0 VID1 VID2 VID3 VID4 INHIBIT P1 Analog GND R9 3.3 R3 3.3 C11 4700 pF C12 4700 pF C13 4700 pF R4 3.3 R5 3.3 3 4 5 6 7 8 9 10 R10 3.3 3 4 5 6 7 8 9 10 12 V PGND ISENSE ISENSE- PGND VPHASE HIGHDR PGND VPHASE LODRV Power GND C26 0.1 F 5 V VRM Only J1 2.1 Main Board Schematic Diagram Figure 2-1. Main Board Schematic Diagram 12 V VRM Only 5V 5V 5V 5V 5V 5V 12 V 12 V 12 V Sense NC Inhibit VID0 VID1 VID2 VID3 VID4 PWRGD Vcore Sense-/GND GND Vcore Vcore GND GND Vcore Vcore GND GND Vcore Vcore GND GND Vcore Vcore GND GND Vcore Vcore GND A1 B1 A2 B2 A3 B3 A4 B4 A5 B5 A6 B6 A7 B7 A8 B8 A9 B9 A10 B10 A11 B11 A12 B12 A13 B13 A14 B14 A15 B15 A16 B16 A17 B17 A18 B18 A19 B19 A20 B20 Figure 2-1 shows the SLVP116 VRM EVM main board schematic diagram. VOUT Schematics Daughter Board Schematic Diagram 2.2 Daughter Board Schematic Diagram Figure 2-2 shows the SLVP116 VRM EVM daughter board (SLVP116DB) schematic diagram. Figure 2-2. Daughter Board Schematic Diagram R104 and R105 are User Options For UVLO on 5 V. R103 R102 1.00 k 1% R101 4.32 k 1% R106 3.92 k 1% 100 Q101 2N7002 D101 Green C101 + 47 F C102 0.1 F R108 1k R107 1.00 k 1% PWRGD R104 R105 C104 R111 20.0 k 1% C105 U101 TPS5210 1 2 3 4 5 6 7 8 9 10 11 12 13 14 IOUT DROOP OCP VHYST VREFB VSENSE ANAGND SLOWST BIAS LODRV LOHIB DRVGND LOWDR DRV PWRGD VID0 VID1 VID2 VID3 VID4 INHIBIT IOUTLO LOSENSE HISENSE BOOTLO HIGHDR BOOT VIN12V 0.1 F C112 22 F + J102 LODRV 10 VPHASE 9 PGND 8 HIGHDR 7 VPHASE 6 PGND 5 ISENSE- 4 ISENSE+ 3 PGND 2 12 V 1 28 27 26 25 24 23 22 21 20 19 18 17 16 15 0.1 F SENSE AGND 5V PWRGD VID0 VID1 VID2 VID3 VID4 INHIBIT R109 20 k J101 1 2 3 4 5 6 7 8 9 10 C103 0.01 F R110 100 1000 pF To VRM - P1 R112 10.0 k1% C107 C110 0.1 F 1 F C106 0.033 F C109 R113 150 1% 1 F C108 1 F R114 C111 1M R115 10 k C14 0.1 F Q102 Si2303 C13 1 F To VRM - P2 Schematics 2-3 2-4 Schematics Chapter 3 Physical Layouts This chapter contains the assembly, physical layout, and I/O connection drawings for the main and daughter boards. Topic 3.1 3.2 3.3 Page Assembly View . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-2 Assembly Details . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-3 Input/Output Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-5 Physical Layouts 3-1 Assembly View 3.1 Assembly View Figure 3-1 shows the assembled side view of the SLVP116 VRM EVM. Figure 3-1. Assembled Side View TPS5210 Daughter Board J101 C2 (Cutaway) Transistors C1 L2 L1 J1 3-2 Physical Layouts Assembly Details 3.2 Assembly Details The power supply module consists of two PWBs; the main board and the daughter board. Figure 3-2 shows the top view and bottom view of the SLVP116 main board. Figure 3-3 shows the front view and back view of the SLVP116 daughter board. Figure 3-2. Main Board Assembly P2 + C16 + DB1 + C14 C15 + R5 R4 C17 L2 B20 R3 L1 B1 J1 1998 A20 SLVP116 Top Assembly A1 SLVP116 TPS5210 VRM Rev. B lo: 19A P1 C6 C8 C5 C10 C7 C9 C4 + C1 + C3 + C2 + C27 1 1 Q1 R1 R2 Q2 R8 R6 R7 1 1 C11 C12 C21 1 Q3 Q4 Q5 C13 C20 C24 C19 C23 C18 C22 R10 C26 R9 C25 SLVP116 Bottom Assembly (Bottom View) Physical Layouts 3-3 Assembly Details Figure 3-3. Daughter Board Assembly R107 R102 C101 R106 R101 Q101 D101 C104 R108 R105 J101 C105 R111 R112 R113 C102 R110 C106 + R104 R109 C110 C103 C107 + C108 C111 Q102 C114 J102 SLVP116DB2 Top Assembly SLVP116DB2 Rev. B 1998 C109 R114 R103 SLVP116DB2 Bottom Assembly (Bottom View) 3-4 C113 R115 U101 C112 Physical Layouts Input/Output Connections 3.3 Input/Output Connections Figure 3-4 shows the input/output connections to the SLVP116. Figure 3-4. Input/Output Connections VID4 VID3 VID2 VID1 VID0 Vo Programming VRM Motherboard Connector (Top View) 12 10 8 Sense+(AWG22) 6 4 20 18 16 14 2 - Load + Load- (AWG12) Sense- (AWG22) Load+ (AWG12) 5 V (AWG22) Power Supply -+ 5-V, 50-mA Supply 5-V Return (AWG22) 12 V (AWG14) Power Supply 12-V Return (AWG14) -+ 12-V, 10-A Supply Physical Layouts 3-5 3-6 Physical Layouts Chapter 4 Bills of Material This chapter contains the bills of material for the main and daughter boards. Topic 4.1 4.2 Page Main Board Bill of Materials . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-2 Daughter Board Bill of Materials . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-4 Bills of Material 4-1 Main Board Bill of Materials 4.1 Main Board Bill of Materials Table 4-1 lists materials required for the SLVP116 EVM, Main Board. Table 4-1. Main Board Bill of Materials REF DES C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 C27 J1 PART NUMBER 16SP270M 16SP270M 16SP270M 16SP270M GRM42-6Y5V105Z025A GRM42-6Y5V105Z025A GRM42-6Y5V105Z025A GRM39X7R104K016A GRM39X7R104K016A GRM39X7R104K016A GRM42-6X7R472K050A GRM42-6X7R472K050A GRM42-6X7R472K050A 4SP820M 4SP820M 4SP820M 4SP820M GRM235Y5V106Z016A GRM235Y5V106Z016A GRM235Y5V106Z016A GRM235Y5V106Z016A GRM39X7R104K016A GRM39X7R104K016A GRM39X7R104K016A GRM39X7R104K016A GRM39X7R104K016A GRM235Y5V106Z016A 532956-7 DESCRIPTION Capacitor, OS-Con, 270 F, 16 V, 20% Capacitor, OS-Con, 270 F, 16 V, 20% Capacitor, OS-Con, 270 F, 16 V, 20% Capacitor, OS-Con, 270 F, 16 V, 20% Capacitor, Ceramic, 1 F, 25 V, +80% -20%, Y5V Capacitor, Ceramic, 1 F, 25 V, +80% -20%, Y5V Capacitor, Ceramic, 1 F, 25 V, +80% -20%, Y5V Capacitor, Ceramic, 0.1 F, 16 V, 10%, X7R Capacitor, Ceramic, 0.1 F, 16 V, 10%, X7R Capacitor, Ceramic, 0.1 F, 16 V, 10%, X7R Capacitor, Ceramic, 4700 pF, 50 V, 10%, X7R Capacitor, Ceramic, 4700 pF, 50 V, 10%, X7R Capacitor, Ceramic, 4700 pF, 50 V, 10%, X7R Capacitor, OS-Con, 820 F, 4 V, 20% Capacitor, OS-Con, 820 F, 4 V, 20% Capacitor, OS-Con, 820 F, 4 V, 20% Capacitor, OS-Con, 820 F, 4 V, 20% Capacitor, Ceramic, 10 F, 16 V, Y5V Capacitor, Ceramic, 10 F, 16 V, Y5V Capacitor, Ceramic, 10 F, 16 V, Y5V Capacitor, Ceramic, 10 F, 16 V, Y5V Capacitor, Ceramic, 0.1 F, 16 V, 10%, X7R Capacitor, Ceramic, 0.1 F, 16 V, 10%, X7R Capacitor, Ceramic, 0.1 F, 16 V, 10%, X7R Capacitor, Ceramic, 0.1 F, 16 V, 10%, X7R Capacitor, Ceramic, 0.1 F, 16 V, 10%, X7R Capacitor, Ceramic, 10 F, 16 V, Y5V Connector, AMPMODU, 40-pin MFG Sanyo Sanyo Sanyo Sanyo muRata muRata muRata muRata muRata muRata muRata muRata muRata Sanyo Sanyo Sanyo Sanyo TDK TDK TDK TDK muRata muRata muRata muRata muRata TDK AMP 4-2 Bills of Material Main Board Bill of Materials Table 4-1. Main Board Bill of Materials (Continued) REF DES L1 L2 P1 P2 Q1 Q2 Q3 Q4 Q5 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 DB1 Si4410DY Si4410DY Si4410DY Si4410DY Si4410DY Std Std Std Std Std Std Std Std Std Std SLVP116DB PART NUMBER DESCRIPTION Inductor, Filter, 1.15 H, 11 A (8T #18 on T44-8/90 Core) Inductor, Filter, 1 H, 25 A (7T #16 on T68-8/90 Core) For Ref only, Pads on board. For Ref only, Pads on board FET, N-ch, 30-V, 10-A, 13-milliohm FET, N-ch, 30-V, 10-A, 13-milliohm FET, N-ch, 30-V, 10-A, 13-milliohm FET, N-ch, 30-V, 10-A, 13-milliohm FET, N-ch, 30-V, 10-A, 13-milliohm Resistor, Chip, 10 1/16 W, 5% Resistor, Chip, 10 , 1/16 W, 5% Resistor, Chip, 3.3 , 1/16 W, 5% Resistor, Chip, 3.3 , 1/16 W, 5% Resistor, Chip, 3.3 , 1/16 W, 5% Resistor, Chip, 2 , 1/8 W, 5% Resistor, Chip, 2 , 1/8 W, 5% Resistor, Chip, 2 , 1/8 W, 5% Resistor, Chip, 3.3 , 1/16 W, 5% Resistor, Chip, 3.3 , 1/16 W, 5% PCB, VRM Controller Board (daughter board) 1.7I x 0.89I x 0.062I, 2 layer, 2-oz copper PCB, VRM Controller Board (daughter board) 1.725I x 0.825I x 0.062I, 2 layer, 2-oz copper PCB, VRM Board, 3.1I x 1.5I x 0.062I, 2-layer, 2-oz copper Siliconix Siliconix Siliconix Siliconix Siliconix MFG MicroMetals MicroMetals DB1 SLVP116DB2 (Alternate) NA SLVP116 Bills of Material 4-3 Daughter Board Bill of Materials 4.2 Daughter Board Bill of Materials Table 4-2 lists materials required for the controller board, SLVP116 EVM. Table 4-2. Daughter Board Bill of Materials VRM Controller Board (SLVP116DB or SLVP116DB2) REF DES C101 C102 C103 C104 C105 C106 C107 C108 C109 C110 C111 C112 C113 C114 D101 J101 J102 Q101 Q102 R101 R102 R103 R104 R105 R106 R107 PART NUMBER ECS-H1AD476R GRM39X7R104K016A GRM39X7R103K025A GRM39X7R104K016A GRM39X7R102K050A GRM40X7R333K025A GRM39X7R104K016A GRM42-6Y5V105Z025A GRM42-6Y5V105Z025A GRM42-6Y5V105Z025A GRM42-6X7R104K025A ECS-H1CD226R GRM42-6Y5V105Z025A GRM39X7R104K016A SML-LX2832GC-TR 2163R-10-ND 2163R-10-ND 2N7002DICT-ND Si2303DS Std Std Std Std Std Std Std DESCRIPTION Capacitor, Tantalum, 47 F, 10 V, 20% Capacitor, Ceramic, 0.1 F, 16 V, 10%, X7R Capacitor, Ceramic, 0.01 F, 25 V, 10%, X7R Capacitor, Ceramic, 0.1 F, 16 V, 10%, X7R Capacitor, Ceramic, 1000 pF, 50 V, 10%, X7R Capacitor, Ceramic, 0.033 F, 25 V, 10%, X7R Capacitor, Ceramic, 0.1 F, 16 V, 10%, X7R Capacitor, Ceramic, 1 F, 25 V, +80% -20%, Y5V Capacitor, Ceramic, 1 F, 25 V, +80% -20%, Y5V Capacitor, Ceramic, 1 F, 25 V, +80% -20%, Y5V Capacitor, Ceramic, 0.1 F, 25 V, 10%, X7R Capacitor, Tantalum, 22 F, 16 V, 20% Capacitor, Ceramic, 1 F, 25 V, +80% -20%, Y5V Capacitor, Ceramic, 0.1 F, 16 V, 10%, X7R Diode. LED, Green, 2.1 V, SM Header, 2 mm, Single row, right angle, 10 pin Header, 2 mm, Single row, right angle, 10 pin MOSFET, N-ch, 60 V, 115 mA, 1.2 MOSFET, P-ch, -30 V, -1.7 A, 0.24 Resistor, Chip, 4.32 k, 1/16 W, 1% Resistor, Chip, 1.00 k, 1/16 W, 1% Resistor, Chip, 100 , 1/16 W, 5% Resistor, Chip, 10.0 k, 1/16 W, 1% Resistor, Chip, 11.0 k, 1/16 W, 1% Resistor, Chip, 3.92 k, 1/16 W, 1% Resistor, Chip, 1.00 k, 1/16 W, 1% MFG Panasonic muRata muRata muRata muRata muRata muRata muRata muRata muRata muRata Panasonic muRata muRata Lumex NorComp NorComp Diodes, Inc. Siliconix 4-4 Bills of Material Daughter Board Bill of Materials Table 4-2. Daughter Board Bill of Materials (Continued) REF DES R108 R109 R110 R111 R112 R113 R114 R115 Std Std Std Std Std Std Std Std PART NUMBER DESCRIPTION Resistor, Chip, 1 k, 1/16 W, 5% Resistor, Chip, 20 k, 1/16 W, 5% Resistor, Chip, 100 , 1/16 W, 1% Resistor, Chip, 20.0 k, 1/16 W, 1% Resistor, Chip, 10.0 k, 1/16 W, 1% Resistor, Chip, 150 , 1/16 W, 1% Resistor, Chip, 1 M, 1/16 W, 5% Resistor, Chip, 10 k, 1/16 W, 5% MFG (SLVP116DB only) U101 TPS5210DW SLVP116DB (SLVP116DB2 only) U101 TPS5210PWP SLVP116DB2 IC, PWM Ripple Controller, Adjustable Output PCB, VRM Controller Board (daughter board) 1.7I x 0.89I x 0.062I, 2 layer, 2-oz copper TI IC, PWM Ripple Controller, Adjustable Output PCB, VRM Controller Board (daughter board) 1.725I x 0.825I x 0.062I, 2 layer, 2-oz copper TI Bills of Material 4-5 |
Price & Availability of SLVU011
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |