View SLAS246A_1002394.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
features
AVSS Q- Q+ PWDN_REF CML REFT
D D D D D D D D D D D D D
36 35 34 33 32 31 30 29 28 27 26 25
REFB BG AVSS AVDD COUT C OUT
24 23 22 21 20 19 18 17 16 15 14 13
D D D
PFB PACKAGE (TOP VIEW)
Dual Simultaneous Sample and Hold Inputs Differential or Single-Ended Analog Inputs 8-Bit Resolution 40 MSPS Sampling Analog-to-Digital Converter (ADC) Single or Dual Parallel Bus Output Low Power Consumption: 275 mW Typ Using External References Wide Analog Input Bandwidth: 600 MHz Typ 3.3 V Single-Supply Operation 3.3 V TTL /CMOS-Compatible Digital I/O Internal or External Bottom and Top Reference Voltages Adjustable Reference Input Range Power-Down (Standby) Mode 48-Pin Thin Quad Flat Pack (TQFP) Package
AVDD I+ I- AVSS AVDD STBY DVSS SELB DVDD AVSS CLK OE
37 38 39 40 41 42 43 44 45 46 47 48 1 234 567 8 9 10 11 12
DRVSS DA0 DA1 DA2 DA3 DA4 DA5 DA6 DA7 NC NC DRVDD
applications
Digital Communications (Baseband Sampling) Cable Modems Set Top Boxes Test Instruments
description
The THS0842 is a dual 8-bit 40 MSPS high-speed A/D converter. It alternately converts each analog input signal into 8-bit binary-coded digital words up to a maximum sampling rate of 40 MSPS with an 80 MHz clock. All digital inputs and outputs are 3.3 V TTL /CMOS-compatible. Thanks to an innovative single-pipeline architecture implemented in a CMOS process and the 3.3 V supply, the device consumes very little power. In order to provide maximum flexibility, both bottom and top voltage references can be set from user supplied voltages. Alternately, if no external references are available, on-chip references can be used which are also made available externally. The full-scale range is 1 Vpp, depending on the analog supply voltage. If external references are available, the internal references can be powered down independently from the rest of the chip, resulting in an even greater power saving. The device is specifically suited for the baseband sampling of wireless local loop (WLL) communication, cable modems, set top boxes (STBs), and test instruments.
AVAILABLE OPTIONS TA - 40C to 85C PACKAGED DEVICES TQFP-48 THS0842IPFB
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
DRVDD NC NC DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 DRVSS
Copyright (c) 2000, Texas Instruments Incorporated
1
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
functional block diagram
AVDD DRVDD DVDD
CLK
Timing Circuitry
COUT COUT
I+ Sample & Hold I- MUX Q+ Sample & Hold Q- 8 BIT ADC BUS MUX 3-State Output Buffers DB(7-0) OE DA(7-0)
CM STBY Configuration Control Circuit Internal Reference Circuit
BG AVSS
PWDN REFT REF
REFB CML
SELB
DRVSS
DVSS
2
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
ADC pipeline block diagram
+ - SHA ADC DAC SHA SHA SHA SHA SHA
ADC
2
2
2
2 Correction Logic
2
2
2
Output Buffers D0(LSB)-D7(MSB)
The single-pipeline architecture uses 6 ADC/DAC stages and one final flash ADC. Each stage produces a resolution of 2 bits. Digital correction logic generates its result using the 2-bit result from the first stage, 1 bit from each of the 5 succeeding stages, and 1 bit from the final stage in order to arrive at an 8-bit result. The correction logic ensures no missing codes over the full operating temperature range.
circuit diagrams of inputs and outputs
ALL DIGITAL INPUT CIRCUITS DVDD AIN INPUT CIRCUIT AVDD
0.5 pF
REFERENCE INPUT CIRCUIT AVDD
D0-D7 OUTPUT CIRCUIT DRVDD
Internal Reference Generator
REFTO or REFBO
D
AVDD OE REFBI or REFTI
D_Out
DRVSS
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
3
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
Terminal Functions
TERMINAL NAME AVDD AVSS BG CLK CML COUT COUT DB7 - DB0 DRVDD DRVSS DA7 - DA0 DVDD DVSS I- I+ NC OE PWDN_REF Q- Q+ REFB NO. 27, 37, 41 28, 36, 40, 46 29 47 32 26 25 4 - 11 1, 13 12, 24 16 - 23 45 43 39 38 2,3,14,15 48 33 35 34 30 I I I I I/O I/O I I O I O O O O I I I I I I I Analog supply voltage Analog ground Band gap reference voltage. A 1-F capacitor with a 0.1-F capacitor in parallel should be connected between this terminal and AVSS for external filtering. Clock input. The input is sampled on each rising edge of CLK. Common mode level. This voltage is equal to (AVDD - AVSS)/2. An external 1-F capacitor with a 0.1-F capacitor in parallel should be connected between this terminal and AVSS. Latch clock for the data outputs Inverted latch clock for the data outputs Data outputs. D7 is the MSB. This is the second bus. Data is output from the Q channel when dual bus output mode is selected. Pin SELB selects the output mode. Supply voltage for output drivers Ground for digital output drivers Data outputs for bus A. D7 is MSB. This is the primary bus. Data from both input channels can be output on this bus or data from the I channel only. Pin SELB selects the output mode. Digital supply voltage Digital ground Negative input for analog channel 0. Positive input for analog channel 0. No connect. Reserved for future use Output enable. A high on this terminal will disable the output bus. Power down for internal reference voltages. A high on this terminal will disable the internal reference circuit. Negative input for analog channel 1 Positive input for analog channel 1 Reference voltage bottom. The voltage at this terminal defines the bottom reference voltage for the ADC. Sufficient filtering should be applied to this input. A 1-F capacitor with a 0.1-F capacitor in parallel should be connected between REFB and AVSS. Additionally, a 0.1-F capacitor can be connected between REFT and REFB. Reference voltage top. The voltage at this terminal defines the top reference voltage for the ADC. Sufficient filtering should be applied to this input. A 1-F capacitor with a 0.1-F capacitor in parallel should be connected between REFT and AVSS. Additionally, a 0.1-F capacitor can be connected between REFT and REFB. Selects either single bus or data output or dual bus output data output. A low selects dual bus data output. Standby input. A high level on this terminal will power down the device. DESCRIPTION
REFT
31
I/O
SELB STBY
44 42
I I
4
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
absolute maximum ratings over operating free-air temperature (unless otherwise noted)
Supply voltage: AVDD to AGND, DVDD to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 V to 4 V Supply voltage: AVDD to DVDD, AGND to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 V to 0.5 V Digital input voltage range to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 V to DVDD + 0.5 V Analog input voltage range to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 V to AVDD + 0.5 V Digital output voltage applied from external source to DGND . . . . . . . . . . . . . . . . . . . - 0.5 V to DVDD + 0.5 V Reference voltage input range to AGND: V(REFT), V(REFB) . . . . . . . . . . . . . . . . . . . . - 0.5 V to AVDD + 0.5 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40C to 85C Operating free-air temperature range, TA: Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 55C to 150C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions over operating free-air temperature range
power supply
MIN AVDD DVDD DRVDD NOM MAX UNIT
Supply voltage
3
3.3
3.6
V
analog and reference inputs
MIN Reference input voltage (top), V(REFT) Reference input voltage (bottom), V(REFB) Reference voltage differential, V(REFT) - V(REFB) Analog input voltage, V(IN) V(REFB) (NOM) - 0.2 0.8 NOM AVDD - 1 1 MAX (NOM) + 0.2 1.2 AVDD - 2 V(REFT) UNIT V V V V
digital inputs
MIN High-level input voltage, VIH Low-level input voltage, VIL Clock period, tc Pulse duration, clock high, tw(CLKH) Pulse duration, clock low, tw(CLKL) 2.0 DGND 12.5 5.25 5.25 NOM MAX DVDD 0.2xDVDD UNIT V V ns ns ns
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
5
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
electrical characteristics over recommended operating conditions with fCLK = 80 MSPS and use of internal voltage references, AVDD = DVDD = DRVDD = 3 V, TA = TMIN to TMAX, dual output bus mode (unless otherwise noted)
power supply
PARAMETER IDD Operating supply current AVDD DVDD DRVDD PD PD(STBY) Power dissipation Standby power TEST CONDITIONS AVDD = DVDD = DRVDD = 3.3 V, 33V F, CL = 15 pF VI = 1 MHz, -1 dBFS MHz PWDN_REF = L PWDN_REF = H STBY = H, CLK held high or low MIN TYP 73 3 17 320 275 11 MAX 95 3.8 22 393 335 15 mW mA UNIT
logic inputs
PARAMETER IIH IIL High-level input current on CLK Low-level input current on digital inputs (OE, STDBY, PWDN_REF, CLK) TEST CONDITIONS AVDD = DVDD = DRVDD = CLK = 3.6 V AVDD = DVDD = DRVDD = 3.6 V, Digital inputs at 0 V MIN TYP MAX 10 10 UNIT A A
CI Input capacitance 5 pF IIH leakage current on other digital inputs (OE, STDBY, PWDN_REF) is not measured since these inputs have an internal pull-down resistor of 4 K to DGND.
logic outputs
PARAMETER VOH VOL CO IOZH IOZL High-level output voltage Low-level output voltage Output capacitance High-impedance state output current to high level High-impedance state output current to low level TEST CONDITIONS AVDD = DVDD = DRVDD = 3 V at IOH = 50 A, Digital output forced high AVDD = DVDD = DRVDD = 3.6 V at IOL = 50 A, Digital output forced low 5 10 AVDD = DVDD = DRVDD = 3 6 V 3.6 10 A MIN 2.8 0.1 TYP MAX UNIT V V pF A
6
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
electrical characteristics over recommended operating conditions with fCLK = 80 MSPS and use of internal voltage references, AVDD = DVDD = DRVDD = 3 V, TA = TMIN to TMAX, dual output bus mode (unless otherwise noted) (continued)
dc accuracy
PARAMETER Integral nonlinearity (INL), best-fit Differential nonlinearity (DNL) Offset error Gain error Offset match Gain match See Note 1 See Note 2 TA = -40C to 85C (see Note 3) 40C 85C, TA = -40C to 85C, (see Note 4) TA = -40C to 85C, (see Note 5) -1 -5 TEST CONDITIONS TA = -40C to 85C TA = -40C to 85C MIN -2.2 -1 TYP 1.5 0.7 0.1 7.1 0.1 1 1 MAX 2.2 2 5 UNIT LSB LSB %FS %FS LSB LSB
Missing codes - no missing codes assured NOTES: 1. Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero to full scale. The point used as zero occurs 1/2 LSB before the first code transition. The full-scale point is defined as a level 1/2 LSB beyond the last code transition. The deviation is measured from the center of each particular code to the best fit line between these two endpoints. 2. An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Therefore this measure indicates how uniform the transfer function step sizes are. The ideal step size is defined here as the step size for the device under test (i.e., (last transition level - first transition level) / (2n - 2)). Using this definition for DNL separates the effects of gain and offset error. A minimum DNL better than -1 LSB ensures no missing codes. 3. Offset error is defined as the difference in analog input voltage - between the ideal voltage and the actual voltage - that will switch the ADC output from code 0 to code 1. The ideal voltage level is determined by adding the voltage corresponding to 1/2 LSB to the bottom reference level. The voltage corresponding to 1 LSB is found from the difference of top and bottom references divided by the number of ADC output levels (256). Gain error is defined as the difference in analog input voltage - between the ideal voltage and the actual voltage - that will switch the ADC output from code 254 to code 255. The ideal voltage level is determined by subtracting the voltage corresponding to 1.5 LSB from the top reference level. The voltage corresponding to 1 LSB is found from the difference of top and bottom references divided by the number of ADC output levels (256). 4. Offset match is the change in offset error between I and Q channels. 5. Gain match is the change in gain error between I and Q channels.
analog input
PARAMETER CI Input capacitance TEST CONDITIONS MIN TYP 4 MAX UNIT pF
reference input (AVDD = DVDD = DRVDD = 3.6 V)
PARAMETER Rref Iref Reference input resistance Reference input current TEST CONDITIONS MIN TYP 200 5 MAX UNIT mA
reference outputs
PARAMETER V(REFT) V(REFB) VREFB-VREFB Reference top voltage Reference bottom voltage TEST CONDITIONS AVDD = 3 V Absolute min/max values valid and tested for AVDD = 3 V 0.9 MIN TYP 2 + [(AVDD - 3)/2] 1 + [(AVDD - 3)/2] 1 1.3 MAX UNIT V V
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
7
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
electrical characteristics over recommended operating conditions with fCLK = 80 MSPS and use of internal voltage references, AVDD = DVDD = DRVDD = 3 V, TA = TMIN to TMAX, dual output bus mode (unless otherwise noted) (continued)
dynamic performance
PARAMETER Effective number of bits, ENOB TEST CONDITIONS fin = 1 MHz fin = 15 MHz fin = 20 MHz fin = 1 MHz Signal-to-total harmonic distortion + noise, S/(THD+N) fin = 15 MHz fin = 20 MHz fin = 1 MHz fin = 15 MHz fin = 20 MHz fin = 1 MHz Spurious free dynamic range (SFDR) Analog input full-power bandwidth, BW Intermodulation distortion fin = 15 MHz fin = 20 MHz See Note 6 f1 = 1 MHz, f2 = 1.02 MHz 48 47 46 MIN 6.6 6.4 6.4 41.5 40 40 TYP 6.9 6.8 6.8 43.5 42.5 42.5 -51 -48.5 -48.5 53 52.2 52 600 50 MHz dBc dB -46 -44 -44 dB dB Bits MAX UNIT
Total harmonic distortion (THD)
I/Q channel crosstalk AVDD = DVDD = DRVDD = 3.3 V -52 dBc Based on analog input voltage of - 1 dBFS referenced to a 1.3 Vpp full-scale input range. NOTE 6: The analog input bandwidth is defined as the maximum frequency of a -1 dBFS input sine that can be applied to the device for which an extra 3 dB attenuation is observed in the reconstructed output signal.
timing requirements
PARAMETER fclk lk td(O) th(O) td(pipe) d( i ) td(a) tj(a) tdis ten Maximum clock rate (see Note 7) Minimum clock rate Output delay time (see timing diagram) Output hold time from COUT or COUT to data invalid Pipeline delay (latency) Aperture delay time Aperture jitter Disable time, OE rising to Hi-Z Enable time, OE falling to valid data 8 I data Q data CL = 10 pF 2 5.5 6.5 5.5 6.5 3 1.5 5 5 7 5.5 6.5 10 9 TEST CONDITIONS MIN TYP MAX 80 UNIT MHz kHz ns ns CLK cycles ns ps, rms ns ns ns
tsu(O) Output setup time from data to COUT or COUT NOTE 7: Conversion rate is 1/2 the clock rate, fclk.
8
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
PARAMETER MEASUREMENT INFORMATION
N I N+1 N+1 Q N tJ(A) td(A) 0 CLK td(pipe-Q) td(O) td(pipe-I) td(O)
I-1 Q-1 I1 Q1 I2 Q2 I3 Q3 I4 Q4 I5 Q5
N+2
N+2
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
DA(7-0)
I-3
Q-3
I-2
Q-2
tsu(O) COUT th(O) COUT NOTE A: The relationship between CLK and COUT/COUT is not fixed and depends on the power-on conditions. Data out should be referenced to COUT and COUT.
Figure 1. Timing Diagram, Single Bus Output
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
9
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
PARAMETER MEASUREMENT INFORMATION
N I N+1 N+1 Q N tJ(A) td(A) 0 CLK td(pipe-Q) td(pipe-I) td(0) DA(7-0)
I-4 I-3 I-2 I-1 I1 I2 I3 I4 I5
N+2
N+2
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
td(0)
DB(7-0)
Q-4
Q-3
Q-2
Q-1
Q1
Q2
Q3
Q4
Q5
tsu th DAB(15-0)
I1 & Q1 I2 & Q2 I3 & Q3 I4 & Q4 I5 & Q5
DAB(15-0) is the combination of both DA and DB. It illustrates when both buses have valid data for latching. COUT COUT NOTE A: The relationship between CLK and COUT/COUT is not fixed and depends on the power-on conditions. Data out should be referenced to COUT and COUT.
Figure 2. Timing Diagram, Dual Bus Output
10
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
TYPICAL CHARACTERISTICS
CURRENT CONSUMPTION vs TEMPERATURE
120 ENOB - Effective Number of Bits - Bits ICC Total 7 6.9 6.8 6.7 6.6 6.5 6.4 6.3 6.2 6.1 6 0 10 15 5 fi - Analog Input Frequency - MHz 20
EFFECTIVE NUMBER OF BITS vs ANALOG INPUT FREQUENCY
100
I - Current - mA
80
IAVDD
60
40 IDRVDD IDVDD 0 -40 -15 10 35 TA - Temperature - C 60 85
20
Figure 3
Figure 4
SIGNAL-TO-NOISE RATIO vs TEMPERATURE
50 49 SNR - Signal-to-Noise Ratio - dB 48 47 46 45 44 43 42 41 40 -40 -15
10 35 TA - Temperature - C
60
85
Figure 5
Unless otherwise noted AVDD = DVDD = DRVDD = 3 V, fCLK = 80 MHz, analog input = -1 dB FS, TA = 25C.
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
11
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
TYPICAL CHARACTERISTICS
DNL - Differential Nonlinerity - LSB DIFFERENTIAL NONLINEARITY 2 1.5 1 0.5 0 -0.5 -1 -1.5 -2 0 128 ADC CODE 255
Figure 6
INTEGRAL NONLINEARITY INL - Integral Nonlinearity - LSB 2 1.5 1 0.5 0 -0.5 -1 -1.5 -2 0 128 ADC CODE 255
Figure 7
FAST FOURIER TRANSFORM 0 -20 Power - dBFS -40 -60 -80 -100 -120 -140 0 2 4 6 8 10 12 14 16 18 20 I Input Channel AIN = 1.1 MHz
f - Frequency - MHz
Figure 8
Unless otherwise noted AVDD = DVDD = DRVDD = 3 V, fCLK = 80 MHz, analog input = -1 dB FS, TA = 25C.
12
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
TYPICAL CHARACTERISTICS
FAST FOURIER TRANSFORM 0 -20 Power - dBFS -40 -60 -80 -100 -120 -140 0 2 4 6 8 10 12 14 16 18 20 f - Frequency - MHz Q Input Channel AIN = 1.1 MHz
Figure 9
FAST FOURIER TRANSFORM 0 -20 Power - dBFS -40 -60 -80 -100 -120 -140 0 2 4 6 8 10 12 14 16 18 20 f - Frequency - MHz I Input Channel AIN = 15.1 MHz
Figure 10
FAST FOURIER TRANSFORM 0 -20 Power - dBFS -40 -60 -80 -100 -120 -140 0 2 4 6 8 10 12 f - Frequency - MHz 14 16 18 20 Q Input Channel AIN = 15.1 MHz
Figure 11
Unless otherwise noted AVDD = DVDD = DRVDD = 3 V, fCLK = 80 MHz, analog input = -1 dB FS, TA = 25C.
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
13
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
TYPICAL CHARACTERISTICS
FAST FOURIER TRANSFORM 0 -20 Power - dBFS -40 -60 -80 -100 -120 -140 0 2 4 6 8 10 12 14 16 18 20 f - Frequency - MHz I Input Channel AIN = 20 MHz
Figure 12
FAST FOURIER TRANSFORM 0 -20 Power - dBFS -40 -60 -80 -100 -120 -140 0 2 4 6 8 10 12 f - Frequency - MHz 14 16 18 20 Q Input Channel AIN = 20 MHz
Figure 13
Unless otherwise noted AVDD = DVDD = DRVDD = 3 V, fCLK = 80 MHz, analog input = -1 dB FS, TA = 25C.
14
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
TYPICAL CHARACTERISTICS
ANALOG INPUT BANDWIDTH
4 2 0 -2 Power - dB -4 -6 -8 -10 -12 -14 1 10 100 1000 f - Frequency - MHz
Figure 14
TWO-TONE INTERMODULATION DISTORTION 0 -20 Power - dB -40 -60 -80 -100 -120 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2 f - Frequency - MHz f1 = 1 MHz, -7 dBFS f2 = 1.04 MHz, -7 dBFS
Figure 15
Unless otherwise noted AVDD = DVDD = DRVDD = 3 V, fCLK = 80 MHz, analog input = -1 dB FS, TA = 25C.
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
15
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
TYPICAL CHARACTERISTICS
I CHANNEL CROSSTALK 0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 0 2 4 6 8 10 12 f - Frequency - MHz 14 16 18 20 SNR - Signal-to-Noise Ratio - dB
Figure 16
Q CHANNEL CROSSTALK SNR - Signal-to-Noise Ratio - dB 0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 0 2 4 6 8 10 12 f - Frequency - MHz 14 16 18 20
Figure 17
Unless otherwise noted AVDD = DVDD = DRVDD = 3 V, fCLK = 80 MHz, analog input = -1 dB FS, TA = 25C.
16
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
PRINCIPLES OF OPERATION definitions of specifications and terminology
integral nonlinearity (INL) Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero through full scale. The point used as zero occurs 1/2 LSB before the first code transition. The full-scale point is defined as level 1/2 LSB beyond the last code transition. The deviation is measured from the center of each particular code to the true straight line between these two endpoints. differential nonlinearity (DNL) An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Therefore this measure indicates how uniform the transfer function step sizes are. The ideal step size is defined here as the step size for the device under test, i.e. (last transition level - first transition level)/(2n -2). Using this definition for DNL separates the effects of gain and offset error. A minimum DNL better than -1 LSB ensures no missing codes. offset and gain error Offset error is defined as the difference in analog input voltage - between the ideal voltage and the actual voltage - that will switch the ADC output from code 0 to code 1. The ideal voltage level is determined by adding the voltage corresponding to 1/2 LSB to the bottom reference level. The voltage corresponding to 1 LSB is found from the difference of top and bottom references divided by the number of ADC output levels (256). Gain error is defined as the difference in analog input voltage - between the ideal voltage and the actual voltage - that will switch the ADC output from code 254 to code 255. The ideal voltage level is determined by subtracting the voltage corresponding to 1.5 LSB from the top reference level. The voltage corresponding to 1 LSB is found from the difference of top and bottom references divided by the number of ADC output levels (256). analog input bandwidth The analog input bandwidth is defined as the maximum frequency of a 1-dBFS input sine wave that can be applied to the device for which an extra 3-dB attenuation is observed in the reconstructed output signal. output timing Output timing td(o) is measured from the 1.5-V level of the CLK input falling edge to the 10%/90% level of the digital output. The digital output load is not higher than 10 pF. Output hold time th(o) is measured from the 1.5-V level of the CLK input falling edge to the10%/90% level of the digital output. The digital output load is not less than 2 pF. Aperture delay td(A) is measured from the 1.5-V level of the CLK input to the actual sampling instant. The OE signal is asynchronous. OE timing tdis is measured from the VIH(min) level of OE to the high-impedance state of the output data. The digital output load is not higher than 10 pF. OE timing ten is measured from the VIL(max) level of OE to the instant when the output data reaches VOH(min) or VOL(max) output levels. The digital output load is not higher than 10 pF.
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
17
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
PRINCIPLES OF OPERATION definitions of specifications and terminology (continued)
pipeline delay (latency) The number of clock cycles between conversion initiation on an input sample and the corresponding output data being made available from the ADC pipeline. Once the data pipeline is full, new valid output data is provided on every clock cycle. In order to know when data is stable on the output pins, the output delay time td(o) (i.e., the delay time through the digital output buffers) needs to be added to the pipeline latency. Note that since the max td(o) is more than 1/2 clock period at 80 MHz, data cannot be reliably clocked in on a rising edge of CLK at this speed. The falling edge should be used. The THS0842 implements a high-speed 40 MSPS converter in a cost effective CMOS process. Powered from 3.3 V, the single pipeline design architecture ensures low power operation and 8-bit accuracy. Signal inputs are differential and the clock signal is single ended. The digital inputs are 3.3 V TTL/CMOS compatible. Internal voltage references are included for both bottom and top voltages. Therefore, the converter forms a self-contained solution. Alternatively, the user may apply externally generated reference voltages. In doing so, both input offset and input range can be modified to suit the application. The analog input signal is captured by a high speed sampling and hold. Multiple stages will generate the output code with a pipeline delay of 6.5 CLK cycles. Correction logic combines the multistage data and aligns the 8-bit output word. All digital logic operates at the rising edge of CLK.
analog input
THS0842 RSW
RS
RS
RSW
VS+
VS-
CI
CI
+ -
VCM
+ -
VCM
Figure 18. Simplified Equivalent Input Circuit A first-order approximation for the equivalent analog input circuit of the THS0842 is shown in Figure 18. The equivalent input capacitance CI is 5 pF typical. The input must charge/discharge this capacitance within the sample period of one half of a clock cycle. When a full-scale voltage step is applied, the input source provides the charging current through the switch resistance RSW (200 ) of S1 and quickly settles. In this case the input impedance is low. Alternatively, when the source voltage equals the value previously stored on CI, the hold capacitor requires no input current and the equivalent input impedance is very high.
18
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
PRINCIPLES OF OPERATION analog input (continued)
To maintain the frequency performance outlined in the specifications, the total source impedance should be limited to the following equation with fCLK = 80 MHz, CI = 5 pF, RSW = 200 : R S
t
1 / 2f
CLK
C
I
In(256) -R
SW
So, for applications running at a lower fCLK, the total source resistance can increase proportionally. The analog input of the THS0842 is a differential input that can be configured in various ways depending on the signal source and the required level of performance. A fully differential connection (Figure 20) will deliver the best performance from the converter. A dc voltage source, CML, equal to 1.5 V (typical for AVDD = 3 V), is made available to the user to help simplify circuit design when using an ac coupled differential input. This low output impedance voltage source(300 , typical) is not designed to be a reference or to be loaded, but makes an excellent dc bias source and stays well within the analog input common mode voltage range over temperature. If load on that pin is foreseen, the use of an external buffer is recommended. Defining VREFD = VREFT - VREFB, each single-ended analog input is limited to be between VCML + VREFD/2 and VCML - VREFD/2. See Table 1 for the minimum and maximum reference input levels. For the ac-coupled differential input with AVDD = 3 V (see Figure 23), full scale is achieved when the +I/Q and -I/Q input signals are 0.5 VPP, with -I/Q being 180 degrees out of phase with +I/Q. The converter will be at positive full scale when the +I/Q input is at CML + 0.25 V and the -I/Q input is at CML - 0.25 V (+I/Q + I/Q - = 0.5 V). Conversely, the converter will be at negative full scale when the +I/Q input is equal to CML - 0.25 V and -I/Q is at CML + 0.25 V (I/Q+ + I/Q- = -0.5 V) (see Figure 19).
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
19
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
PRINCIPLES OF OPERATION analog input (continued)
I/Q+ 1.5 + 0.25 V Positive Analog Input 1.5 V I/Q+ 1.5 - 0.25 V
I/Q- 1.5 - 0.25 V Negative Analog Input 1.5 V I/Q- 1.5 + 0.25 V
+0.5 V
Differential Input
0V
1.0 Vp-p
-0.5 V
Figure 19. Differential Input Waveform With AVDD = 3 V The analog input can be dc coupled (see Figure 21) as long as the inputs are within the analog input common mode voltage range. For example (see Figure 21), V+ and V- are signals centered on GND with a peak-to-peak voltage of 2 V, and the circuit in Figure 21 is used to interface it with the THS0842. Assume AVDD of the converter is 3 V. Two problems have to be solved. The first is to shift CML from 0 V to 1.5 V (AVDD/2). To do that, a Vbias voltage and an adequate ratio of R1 and R2 have to be selected. For instance, if Vbias = AVDD = 3 V, then R1 = R2. The second is that the differential voltage has to be reduced from 4 V (2 x 2 V) to 1 V, and for that an attenuation of 4 to1 is needed. The attenuation is determined by the relation: (R3||2R2)/((R3||2R2) + 2R1). One possible solution is R1 = R2 = R3 = 150 . In this case, moreover, the input impedance (2R1 + (R3||2R2)) will be 400 . The values can be changed to match any other input impedance. A capacitor, C, connected from I/Q IN+ to I/Q IN- will help filter any high frequency noise on the inputs, also improving performance. Note, that the chosen value of capacitor C must take into account the highest frequency component of the analog input signal.
20
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
PRINCIPLES OF OPERATION
ac coupled input
R VIN+ C1 R - + C2 R VIN- C1 R - + C2 AIN+ AIN- THS0842
CML REFT REFB
(a)
THS0842 VIN+ C1 AIN+ R C2
R VIN- C1 AIN-
C2 CML REFT REFB
(b)
Figure 20. AC-Coupled Differential Input Circuits
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
21
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
PRINCIPLES OF OPERATION
ac coupled input (continued)
THS0842 VIN+ R1
AIN+
R2
C 100 pF R3
Vbias VIN- R1
AIN-
R2 CML Vbias REFT REFB
Figure 21. DC-Coupled Differential Input Circuit For many applications, ac coupling offers a convenient way for biasing the analog input signal at the proper signal range. Figure 20 shows a typical configuration. To maintain the outlined specifications, the component values need to be carefully selected. The most important issue is the positioning of the 3 dB high-pass corner point f- 3 dB, which is a function of R (RS + RSW as shown in Figure 18) and the parallel combination of C1 and C2, called Ceq. This is given by the following equation: f -3 dB
+1
/ 2 x R x C eq
Since C1 is typically a large electrolytic or tantalum capacitor, the impedance becomes inductive at higher frequencies. Adding a small ceramic or polystyrene capacitor, C2 of approximately 0.01 F, which is not inductive within the frequency range of interest, maintains low impedance. analog input, single-ended connection The configuration shown in Figure 23 may be used with a single-ended ac coupled input. If I/Q is a 1 Vpp sinewave, then I/Q IN+ is a 1 Vpp sinewave riding on a positive voltage equal to CML (see Figure 22). The converter will be at positive full scale when I/Q IN+ is at CML+0.5V (I/Q IN+ - I/Q IN- = 0.5 V) and will be at negative full scale when I/Q IN+ is equal to CML - 0.5 V (I/Q IN+ - I/Q IN- = -0.5 V). Sufficient headroom must be provided such that the input voltage never goes above 3.3 V or below AGND. The simplest way is to use the dc bias source output (CML) of the THS0842.
22
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
PRINCIPLES OF OPERATION
analog input, single-ended connection (continued) The single ended analog input can be dc coupled (Figure 24) as long as the input is within the analog input common mode voltage range. A capacitor, C, connected from I/Q IN+ to I/Q IN- will help filter any high frequency noise on the inputs, also improving performance. Note, that the value of capacitor C chosen must take into account the highest frequency component of the analog input signal.
2V
Single Ended Input
1.5 V
1.0 Vp-p
1V
Figure 22. Single-Ended Input Waveform With AVDD = 3 V A single-ended source may give better overall system performance if it is first converted to differential before driving the THS0842.
THS0842 VIN C1 R AIN+ R C2 VBIAS +
AIN-
CML
REFT REFB
Figure 23. AC-Coupled Input
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
23
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
PRINCIPLES OF OPERATION
dc coupled input
THS0842 VIN AIN- C AIN+ R R VIN R - + C AIN- AIN+ R THS0842
CML REFT REFB
CML REFT REFB
(a)
(b)
Figure 24. DC-Coupled Input Circuits For dc-coupled systems, an op-amp can level shift a ground referenced input signal. A circuit like Figure 24(b) could be used. In this case, the AIN voltage is given by: AIN = -VIN + VCML
reference terminals
The THS0842 input voltage range is determined by the voltages on terminals REFBI and REFTI. Since the device has an internal voltage reference generator, it must be placed in power down before applying an external voltage to the REFT and REFB pins. Especially at higher sampling rates, it is advantageous to have a wider analog input range. This can be achievable by using external voltage references (e.g., at AVDD = 3.3 V, the full scale range can be extended from 1 Vpp (internal reference) to 1.3 Vpp (external reference) as shown in Table 1). These voltages should not be derived via a voltage divider from a power supply source. Instead, use a bandgap-derived voltage reference to derive both references via an op-amp circuit. Refer to the schematic of the THS0842 evaluation module in this datasheet for an example circuit. When using external references, the full-scale ADC input range and its dc position can be adjusted. The full-scale ADC range is always equal to VREFT - VREFB. The maximum full-scale range is dependent on AVDD as shown in the specification section. Next to the constraint on their difference, there are limitations on the useful range of VREFT and VREFB individually as well, dependent also on AVDD. Table 1 summarizes these limits for 3 cases. Table 1. Min/Max Reference Input Levels
AVDD 3V 3.3 V 3.6 V VREFB(min) 0.8 V 0.8 V 0.8 V VREFB(max) 1.2 V 1.2 V 1.2 V VREFT(min) 1.8 V 2.1 V 2.4 V VREFT(max) 2.2 V 2.5 V 2.8 V [VREFT-VREFB]max 1V 1.3 V 1.6 V
24
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
PRINCIPLES OF OPERATION digital inputs
The digital inputs are CLK, STDBY, PWDN_REF, and OE. All these signals, except CLK, have an internal pulldown resistor to connect to digital ground. This provides a default active operation mode using internal references when left unconnected. The CLK signal at high frequencies should be considered as an analog input. Overshoot/undershoot should be minimized by proper termination of the signal close to the THS0842. An important cause of performance degradation for a high-speed ADC is clock jitter. Clock jitter causes uncertainty in the sampling instant of the ADC, in addition to the inherent uncertainty on the sampling instant caused by the part itself, as specified by its aperture jitter. There is a theoretical relationship between the frequency (f) and resolution (2N) of a signal that needs to be sampled and the maximum amount of aperture error dtmax that is tolerable. The following formula shows the relation: dt max
+1B
p f 2 N)1
As an example, for an 8-bit converter with a 15-MHz input, the jitter needs to be kept <41 pS in order not to have changes in the LSB of the ADC output due to the total aperture error.
digital outputs
The output of THS0842 is straight binary code. Capacitive loading on the output should be kept as low as possible (a maximum loading of 10 pF is recommended) to provide best performance. Higher output loading causes higher dynamic output currents and can increase noise coupling into the device analog front end. To drive higher loads, use an output buffer is recommended. See Figure 25 through Figure 28 for examples. When clocking output data from the THS0842, it is important to observe its timing relation to COUT. See Note 6 in the specification section for more details.
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
25
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
PRINCIPLES OF OPERATION
THS0842 8 DA7- DA0 COUT COUT 1D7 - 1D0 1D8 1D9 2D7 - 2D0 2Q9 - 2Q0 1Q9 - 1Q0 SN74ALVCH16841 10 ASIC or DSP
LE OE
Figure 25. Single Bus Connection Example
THS0842 8 DA7- DA0 COUT COUT 8 DB7- DB0
SN74ALVCH16841 9 1D7 - 1D0 1D8 2D8 9 2D7 - 2D0 LE OE 2Q8 - 2Q0 1Q8 - 1Q0
ASIC or DSP
Figure 26. Dual Bus Connection Example
NOTE: The SN74ALVCH16841 latches are used to buffer the THS8042 and COUT pins.
26
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
PRINCIPLES OF OPERATION
THS0842 DA7 8 DA0 1D0 1D8 1D9 COUT COUT 1D0 CLK 1Q0 WRTCLK 1Q0 1Q8 1Q9 SN74LVC374A 1D7 1Q7 1D0 HF Flag INTR SN74LVC827A 1D7 1Q7 8 1D8 1D7 1Q0 FIFO 1D15 1Q15 16 TMS320 DSP
Figure 27. Single Bus FIFO Connection to DSP Example
THS0842 8 DA7- DA0 D7 - D0
FIFO 16 1Q15 - 1Q0
DSP
8 DB7- DB0 D16 - D9 HF Flag INTR
COUT
> WRTCLK
Figure 28. Dual Bus FIFO Connection to DSP Example
layout, decoupling and grounding rules
Proper grounding and layout of the PCB on which the THS0842 is populated are essential to achieve the stated performance. It is advisable to use separate analog and digital ground planes that are spliced underneath the device. The THS0842 has digital and analog terminals on opposite sides of the package to make this easier. Since there is no internal connection between analog and digital grounds, they have to be joined on the PCB. It is advisable to do this at one point in close proximity to the THS0842. As for power supplies, separate analog and digital supply terminals are provided on the device (AVDD/DVDD). The supply to the digital output drivers is kept separate also (DRVDD). Lowering the voltage on this supply to 3 V instead of the nominal 3.3 V improves performance because of the lower switching noise caused by the output buffers. Because of the high sampling rate and switched-capacitor architecture, THS0842 generates transients on the supply and reference lines. Proper decoupling of these lines is essential. Decoupling as shown in the schematic of the THS0842 EVM is recommended.
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
27
THS0842 DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A - DECEMBER 1999 - REVISED AUGUST 2000
MECHANICAL DATA
PFB (S-PQFP-G48) PLASTIC QUAD FLATPACK
0,50 36 25
0,27 0,17
0,08 M
37
24
48
13 0,13 NOM 1 5,50 TYP 7,20 SQ 6,80 9,20 SQ 8,80 0,05 MIN 1,05 0,95 Seating Plane 0,75 0,45 Gage Plane 0,25 0- 7 12
1,20 MAX
0,08 4073176 / B 10/96
NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Falls within JEDEC MS-026
28
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Customers are responsible for their applications using TI components. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.
Copyright (c) 2000, Texas Instruments Incorporated

▲Up To Search▲

Price & Availability of SLAS246A

	To Download SLAS246A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .