 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| CRD4630-10 CrystalClear(R) AC '97 Six Channel Low Cost PCI Audio Reference Design Features l Description The CRD4630-10 is a low cost PCI add-in board reference design that showcases Cirrus Logic's six channel audio capabilities. The board contains three stereo outputs for front L/R, surround L/R, and center/low frequency (LFE) speakers. The card features a CS4630 controller, CS4297A primary audio codec and CS4294 secondary audio codec. The audio codecs include stereo 20-bit DACs and stereo 18-bit ADCs. The CRD4630-10 reference design is available by ordering the CMK4630-10 manufacturing kit. Use this kit to help you develop high quality PCI add-in cards and PC motherboard audio designs. The CMK4630-10 includes a full set of schematic design files (OrCAD(R) 7.2 format), PCB job files (PADS(R) ASCII), PCB artwork files, and bill of materials. This design is production ready and can easily be modified to meet your specific requirements. Six Channel Low Cost High Performance PCI Audio Accelerator Add-in Card l CS4630 PCI Audio Controller with CS4297A and CS4294 AC '97 Audio Codecs l Complete Suite of Analog I/O Connections: - Line, Mic, CD, and Aux Inputs - Front, Surround, and Center/LFE Outputs - Headphone Output l S/PDIF (IEC-958) Digital Output l Coaxial and Optical S/PDIF Digital Inputs l PC Beep Input l Joystick/MIDI Interface l Two-layer Low Cost Adapter Board l Exceeds the Microsoft(R) PC 99 Audio Performance Specifications. l Complies with the Intel(R) AC '97 Version 2.1 Specification ORDERING INFO CMK4630-10 (Manufacturing Kit) MIC IN FRONT OUT SURR. OUT CS4294 CNT/LFE OUT HP/LINE IN PC BEEP CD IN AUX IN CDR4630-10 CS4297A S/PDIF IN S/PDIF IN CS4630 MIDI / JOYSTICK S/PDIF OUT Preliminary Product Information P.O. Box 17847, Austin, Texas 78760 (512) 445 7222 FAX: (512) 445 7581 http://www.cirrus.com This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice. Copyright (c) Cirrus Logic, Inc. 2000 (All Rights Reserved) DEC `00 DS445RD10A1 1 CRD4630-10 TABLE OF CONTENTS 1. GENERAL INFORMATION ...................................................................................4 2. SCHEMATIC DESCRIPTIONS ..............................................................................5 2.1 Block Diagram ............................................................................................5 2.2 Analog In ....................................................................................................5 2.2.1 CD Input ............................................................................................5 2.2.2 AUX Input ..........................................................................................5 2.2.3 Microphone Input ..............................................................................5 2.2.4 PC_BEEP Input .................................................................................5 2.3 Analog Out ..................................................................................................6 2.4 Line In + Headphone Out ...........................................................................6 2.4.1 Line Input ..........................................................................................6 2.4.2 Headphone Output ............................................................................6 2.5 CS4294 .......................................................................................................6 2.6 CS4297A ....................................................................................................6 2.7 CS4630 .......................................................................................................7 2.8 Digital I/O ....................................................................................................7 2.8.1 Joystick/MIDI .....................................................................................7 2.8.2 S/PDIF ...............................................................................................7 2.9 PCI Bus ......................................................................................................8 2.10 Power .......................................................................................................8 2.11 Component Selection ...............................................................................8 2.12 EMI Components ......................................................................................8 3. GROUNDING AND LAYOUT ................................................................................9 3.1 Partitioned Voltage and Ground Planes .....................................................9 3.2 CS4297A/CS4294 Layout Notes ................................................................9 4. REFERENCES .....................................................................................................10 5. DRAWINGS .........................................................................................................10 6. BILL OF MATERIALS .........................................................................................29 Contacting Cirrus Logic Support For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at: http://www.cirrus.com/corporate/contacts/sales/cfm Microsoft , Windows 95, Windows 98 and Windows Millennium and WHQL is registered trademark of Microsoft. CrystalClear is a registered trademark of Cirrus Logic, Inc. Intel is a registered trademark of Intel Corporation. OrCAD is a registered trademark of OrCAD, Inc. PADS is a registered trademark of, PADS Software, Inc. Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Advance product information describes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, nor for infringements of patents or other rights of third parties. This document is the property of Cirrus Logic, Inc. and implies no license under patents, copyrights, trademarks, or trade secrets. No part of this publication may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc. Items from any Cirrus Logic website or disk may be printed for use by the user. However, no part of the printout or electronic files may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc.Furthermore, no part of this publication may be used as a basis for manufacture or sale of any items without the prior written consent of Cirrus Logic, Inc. The names of products of Cirrus Logic, Inc. or other vendors and suppliers appearing in this document may be trademarks or service marks of their respective owners which may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trademarks and service marks can be found at http://www.cirrus.com. 2 DS445RD10A1 CRD4630-10 LIST OF FIGURES Figure 1. AC-Link Connections ................................................................................... 4 Figure 2. CRD4630-10 Block Diagram ...................................................................... 11 Figure 3. Aux, CD, and PC BEEP Inputs .................................................................. 12 Figure 4. Microphone Input ....................................................................................... 13 Figure 5. Front, Surround, and Center/LFE Outputs ................................................. 14 Figure 6. Line Input and Headphone Output ............................................................. 15 Figure 7. Secondary Audio Codec, CS4294 ............................................................. 16 Figure 8. Primary Audio Codec, CS4297A ................................................................ 17 Figure 9. Audio Controller, CS4630 .......................................................................... 18 Figure 10. Joystick/MIDI Interface ............................................................................. 19 Figure 11. S/PDIF Output and Inputs ........................................................................ 20 Figure 12. PCI Bus .................................................................................................... 21 Figure 13. Power Supplies ........................................................................................ 22 Figure 14. Assembly Drawing ................................................................................... 23 Figure 15. Top Silkscreen .........................................................................................24 Figure 16. Top Layer ................................................................................................. 25 Figure 17. Bottom Layer ............................................................................................ 26 Figure 18. Bracket A Drawing ................................................................................... 27 Figure 19. Bracket B Drawing ................................................................................... 28 LIST OF TABLES Table 1. JP2 and JP3 Position Definitions ................................................................... 6 Table 2. JP1 Position Definitions ................................................................................. 7 Table 3. Bill of Materials............................................................................................. 29 DS445RD10A1 3 CRD4630-10 1. GENERAL INFORMATION The CRD4630-10 is a PCI add-in card that features the CS4630 PCI audio controller coupled with the CS4297A and CS4294 AC '97 audio codecs. The CRD4630-10 is a low cost board with a rich feature set and industry-leading audio performance. In order to maintain a high level of audio quality, careful consideration has been given to component selection and PCB layout. For detailed information on audio quality measurements in a PC environment refer to Personal Computer Audio Quality Measurements [6]. The CS4297A and CS4294 are mixed-signal serial audio codecs compliant with the Intel(R) Audio Codec '97 Specification [1] (referred to as AC '97). The CS4297A is compliant with revision 2.1 of the AC '97 specification, while the CS4294 is AC '97 revision 2.0 compliant. These audio codecs feature 20-bit stereo DACs, 18-bit stereo ADCs, and analog audio mixers. The CS4297A line-level analog outputs include: Line Out, Alt Line Out, and Mono Out. The CS4297A line-level analog inputs include: Line In, CD, Video, Aux, Mic1, Mic2, PC Beep, and Phone. The CS4294 line-level analog outputs include: Line Out and Alt Line Out. The CS4294 line-level analog inputs include: Line In, CD, Aux, and Mic1. The input signals can be routed to the ADC for recording, or mixed together for recording and direct playback. The CS4297A and CS4294 have register sets used to control various features such as volume levels, mutes and signal routing. A high level of audio quality is maintained throughout the signal chain, exceeding the specifications presented in Chapter 17 of Microsoft's(R) PC 99 System Design Guide [7] (referred to as PC 99). For detailed CS4297A information refer to CS4297A CrystalClear(R) SoundFusion(R) Audio Codec '97 [4]. For detailed CS4294 information refer to CS4294 SoundFusion(R) Audio/Docking Codec '97 [5]. The CS4630 audio controller streams digital audio data and MIDI over the PCI bus. It also performs hardware-controlled signal processing and sample rate conversion. The CS4630 features several peripheral interfaces including MIDI I/O, joystick and game controller input, hardware volume control, and several general purpose I/Os. For detailed CS4630 information refer to CS4630 CrystalClear(R) SoundFusion(R) PCI Audio Accelerator [3]. The CS4297A, CS4294, and CS4630 communicate through a 5-wire serial digital interface known as the AC-Link, see Figure 1. The AC-Link is used to transfer digital audio between the devices. It is also used to send commands from the CS4630 to the audio codec registers. For more information on the AC-Link, see the AC '97 specification. Digital AC'97 Controller SYNC BIT_CLK CODEC SDATA_OUT SDATA_IN RESET# Figure 1. AC-Link Connections 4 DS445RD10A1 CRD4630-10 2. SCHEMATIC DESCRIPTIONS This section describes the CRD4630-10 schematic designs shown in figures 1 through 12. These schematics are also available in the CMK4630-10 manufacturing kit as OrCAD 7.2 files to be used or modified for individual designs. left and right channels. This arrangement reduces common mode noise picked up along the CD signal path. 2.2.2 AUX Input 2.1 Block Diagram The block diagram, shown in Figure 2, illustrates schematic section interconnection. The schematic is divided into nine blocks: Analog In, Analog Out, Line In + Headphone Out, CS4294, CS4297A, CS4630, Digital I/O, PCI Bus, and Power. The AUX input, shown in Figure 3, is passed through a divider circuit that does not reduce the voltage. This allows for connection of line-level sources up to 1 Vrms. The divider circuit can be reconfigured to allow for sources up to 2 Vrms. 2.2.3 Microphone Input 2.2 Analog In The CRD4630-10 has three stereo (LINE IN, CD IN, and AUX IN) and two mono (MIC IN and PC SPEAKER IN) analog inputs. See section 2.4.1 for LINE IN details. The 220 pF capacitors located on the MIC input, and the ferrite beads located on the AUX, CD, and PC_BEEP inputs are provided for EMI suppression. These components may be removed if EMC testing determines they are not required. All analog inputs except PC_BEEP are AC-coupled through a 2.2 F electrolytic capacitor, minimizing the low frequency roll-off. PC_BEEP is AC- coupled through a 0.1 F capacitor. The MIC input pre-amp circuit, shown in Figure 4, uses a Motorola MC33078D low noise dual opamp. One op-amp provides an 18 dB gain stage for the MIC signal. The other op-amp buffers the phantom power supply. Phantom power is derived from the +5 V analog supply and buffered by U1A to provide a maximum of +4.2 V with no load and a minimum of +2.0 V under a 0.8 mA load, as required by PC 99. Also included are 3 dB rolloffs at 60 Hz and 15 kHz, as recommended by PC 99. An alternate, low-cost MIC circuit is also offered. This circuit maintains the PC 99 requirements for both MIC phantom power and frequency response, without providing any boost. The optional primary audio codec, CS4201, contains up to 30 dB of internal microphone boost. If replacing the CS4297A with a CS4201, external boost is not needed. Both the CS4297A and CS4294 receive the MIC signal. This allows for several capture options. 2.2.1 CD Input The CD input, shown in Figure 3, is passed through a divider circuit that does not reduce the voltage. This allows for connection of line-level sources up to 1 Vrms. The divider circuit can be reconfigured to allow for sources up to 2 Vrms. The internal CD audio connection, shown in Figure 3, utilizes a pseudo-differential interface with CD_COM as the common return path for both 2.2.4 PC_BEEP Input The PC_BEEP input, shown in Figure 3, routes the PC's beep tones through the CS4297A. A PC Beep Bypass feature is used that allows system beep tones to be heard during a system reset or boot-up. DS445RD10A1 5 CRD4630-10 2.3 Analog Out cuit has a gain of 3 dB and is capable of driving stereo headphones with impedances of 32 or greater. The TDA1308 uses a single ended supply and is biased with Vref from the CS4297A. R119 and R120 are included for short-circuit protection. An option is provided to bypass the amplifier when replacing the CS4297A with a CS4201 audio codec. Since the CS4201 contains an integrated headphone amplifier, an external headphone amplifier circuit is not needed. The CRD4630-10 has three stereo output signals providing six channels of audio output (FRONT OUT, SURROUND OUT, and CENTER/LFE OUT). The FRONT, SURROUND, and CENTER/LFE outputs, shown in Figure 5, provide 1 Vrms linelevel outputs. The 220 pF capacitors provided are for EMI suppression and may be removed if EMC testing determines they are not required. Each output is AC-coupled through a 10 F electrolytic capacitor, minimizing the low frequency roll-off. Also provided are 220 k bleed-off resistors, maintaining the audio jacks at 0 V DC. 2.5 CS4294 2.4 Line In + Headphone Out Audio jack J20, shown in Figure 6, receives either the LINE input or the HEADPHONE output. Set jumpers JP2 and JP3 according to the positions listed in Table 1 to determine the functionality of J20. The 220 pF capacitors provided are for EMI suppression. These components may be removed if EMC testing determines they are not required. JP2 1-2 2-3 JP3 1-2 2-3 Signal Enabled Line Input Headphone Output The CS4294, shown in Figure 7, acts as the secondary audio codec for the CRD4630-10. This audio codec receives the CRD4630-10 AUX, CD, MIC, and LINE analog inputs. The CS4294 LINE_OUT and ALT_LINE_OUT signals connect respectively to the CRD4630-10 SURROUND OUT and CENTER/LFE OUT speaker jacks. All the signals are AC-coupled. The primary audio codec, CS4297A, generates the BIT_CLK AC-Link signal for the CS4294. The SDATA_IN/ASDIN2 AC-Link signal, created by the CS4294, is used to communicate with the CS4630. ASDIN2 has a 47 series termination resistor to prevent reflections on the AC-Link. Table 1. JP2 and JP3 Position Definitions 2.6 CS4297A 2.4.1 Line Input The LINE input, shown in Figure 6, is passed through a divider circuit reducing the voltage by 6 dB allowing connection of line-level sources up to 2 Vrms. This input is AC-coupled through 2.2 F electrolytic capacitors to minimize the low frequency roll-off. 2.4.2 Headphone Output The CS4297A, shown in Figure 8, acts as the primary audio codec for the CRD4630-10. This audio codec receives the CRD4630-10 PC_BEEP and MIC analog inputs. The CS4297A LINE_OUT and ALT_LINE_OUT signals connect respectively to the CRD4630-10 FRONT OUT and HEADPHONE OUT speaker jacks. All the signals are AC-coupled. Unused analog inputs should be tied to Vrefout (CS4297A pin 28) or AC-coupled to ground through a capacitor to prevent noise. The BIT_CLK and SDATA_IN/ASDIN AC-Link signals, created by the CS4297A, are used to communicate with the CS4630. Both outputs have a The HEADPHONE output circuit, shown in Figure 6, consists of a Philips TDA1308 low noise headphone amplifier connected to the ALT_LINE_OUT signal of the CS4297A. The cir6 DS445RD10A1 CRD4630-10 47 series termination resistor to prevent reflections on the AC-Link. An option is provided to replace the CS4297A with a CS4201 audio codec. In this case, C131 will need to be changed to a 2.2 F ceramic capacitor. 2.8 Digital I/O The CRD4630-10 digital I/O capabilities include the Joystick/MIDI interface as well as several S/PDIF I/O options: S/PDIF optical output, S/PDIF optical input, and S/PDIF coaxial input. 2.7 CS4630 2.8.1 Joystick/MIDI The CS4630 audio controller, shown in Figure 9, acts as a bridge between the PCI bus and the audio codecs. Communication between the CS4297A, CS4294, and CS4630 is achieved through the ACLink signals. The CS4630 generates three AC-Link signals, SYNC, SDOUT, and RESET#. The SYNC and SDOUT outputs have a 47 series termination resistor to prevent reflections on the AC-Link. An external EEPROM, U7, is used to provide a Vendor ID and Subsystem ID to the CS4630 at power-up. The EEPROM is connected to the CS4630 through a data and clock signal, EEDAT and EECLK. The EEPROM interface is enabled by connecting the EEPDIS pin to digital ground. The CS4630 requires three power supply voltages: +3.3 V, +5 V, and +2.5 V. The PCIVDD pins supply +3.3 V to the CS4630 PCI bus drivers. The CRYVDD pin supplies +3.3 V to the internal phase lock loop and crystal oscillator. The VDD5REF pin is a +5 V pseudo supply for the PCI bus drivers. This supply enables the PCI interface to support +5 V signals. The CVDD pins supply +2.5 V to the core stream processor inside the CS4630. All power supply pins have a 0.1 F decoupling capacitor connected to digital ground. Unused inputs and bidirectional pins on the CS4630 are tied to their respective inactive levels through 220 k resistors. The MIDIOUT buffer driver circuit, shown in Figure 10, provides the +5 V TTL compatible output on J12. If a +3.3 V compatible output is sufficient, remove this circuit and populate R65 to bypass the buffer circuit. Capacitors C71, C78, C81, C84, C86, and C89 are provided for EMI suppression and can be removed if EMC testing shows they are not required. Capacitors C72, C75, C79, C82, C87, C90, C91 and C95 are functional to the joystick circuitry, as well as provide for EMI suppression, and must not be removed. The Joystick/MIDI output on the CRD4630-10 is not located on the primary bracket, shown in Figure 18. A short cable is provided to bring the Joystick/MIDI signal to a secondary bracket, shown in Figure 19, when using an analog joystick. If using a USB joystick, the secondary bracket is not needed. 2.8.2 S/PDIF The S/PDIF (IEC-958) input and output designs, shown in Figure 11, are compatible with digital inputs and outputs on consumer devices such as consumer stereo receivers and MiniDisc recorders. The CRD4630-10 includes an optical S/PDIF output and two S/PDIF input choices, optical and coaxial. As shown in Table 2, jumper JP1 controls which input is enabled. JP1 1-2 2-3 Signal Enabled S/PDIF In Coaxial S/PDIF In Optical Table 2. JP1 Position Definitions DS445RD10A1 7 CRD4630-10 The S/PDIF output operates at a fixed sampling frequency of 48 kHz. The S/PDIF inputs are capable of accepting S/PDIF signals with a sample frequency from 22 kHz up to 48 kHz. The optical S/PDIF input and output use industry standard TOSLINK, a digital optical transmitter and receiver. The input uses a Toshiba TORX-173 digital optical receiver. The output uses a Toshiba TOTX-173 transmitter. PCI bus. A LM1117CST-3.3 regulator supplies +3.3 VD while a LM2937IMP-2.5 regulator supplies +CVDD. A separate regulator is recommended for the analog voltage supply to provide good audio signal quality. A Motorola MC78M05 regulates the +12 VD supply from the PCI bus down to a clean +5 VA analog supply. For the best audio performance, the analog voltage regulator should be located near the audio codecs. 2.9 PCI Bus 2.11 Component Selection The PCI Local Bus Specification, Revision 2.2 [2] requires each unused +3.3 V power pin be connected with an average of 0.01 F capacitance. Three 0.047 F capacitors in parallel, shown in Figure 12, provide the required capacitance. An option to omit the +3.3 V regulator is offered if this voltage is known to be provided on the PCI bus. This is done by populating several 0 resistors: R84, R85, and R86. Great attention was given to the particular components used on the CRD4630-10 board with cost, performance, and package selection as the most important factors. Listed are some of the guidelines used in the selection of components: * * * No components smaller than 0805 package. Single package components; no resistor packs. 8-pin devices are in surface mount packages. 2.10 Power 2.12 EMI Components The CRD4630-10 has three linear voltage regulators, shown in Figure 13, supplying the three required power supply voltages: +5 V, +3.3 V, and +2.5 V. The +5 V supply is used exclusively for the analog audio circuitry surrounding the CS4297A and CS4294. The +3.3 V supply is used for the audio codecs and controller. The +2.5 V supply, labeled +CVDD, is used exclusively for the CS4630. The +3.3 VD and +CVDD digital power signals are supplied from the +5 V_PCI signal located on the A number of capacitors and inductors are included to meet EMI compliance tests. These component values are suggestions only. Actual component values will depend on your PC board layout and other design factors. Modify these values as needed in order to achieve an acceptable EMI profile. Please refer to Printed Circuit Board Design Techniques for EMC Compliance [8] for further information on EMI compliance techniques. 8 DS445RD10A1 CRD4630-10 3. GROUNDING AND LAYOUT The component layout and signal routing of the CRD4630-10 provides a good model for laying out your own PCI add-in card. PCI bus based add-in cards have explicit requirements on trace lengths that are not imposed on motherboard designs. These trace length limits for add-in cards are as follows: * * * * Maximum trace length for 32-bit signals on 32bit and 64-bit cards is 1.5 inches. Maximum trace lengths for signals on the 64bit extension are 2 inches. Trace length for the PCI CLK signal is 2.5 inches 0.1 inch. The PCI CLK signal must drive only one load. digital ground planes must be tied together for the codec to maintain proper voltage references. For best results, the two ground planes are tied together with a single wide trace between the CS4297A and the CS4294, near their digital ground pins. Data converters are generally susceptible to noise on the crystal pins. In order to reduce coupling noise on these pins, the area around the crystal and its signal traces is filled with copper on the top and bottom of the PCB and attached to digital ground. A separate chassis ground provides a reference plane for all the EMI suppression components. The chassis ground plane is connected to the analog ground plane at the external jacks. 3.2 CS4297A/CS4294 Layout Notes Please refer to the PCI Local Bus Specification, Revision 2.2 [2] for information on routing PCI bus signals on a motherboard. 3.1 Partitioned Voltage and Ground Planes The CRD4630-10 is partitioned into separate digital and analog sections to prevent digital noise from affecting the performance of the analog circuits. The analog section is completely isolated from the digital section, with each section having their own separate ground plane. All analog components, power traces and signal traces are routed over the analog ground plane. Digital components, power traces and signal traces are not allowed to crossover into the analog section. The audio codecs, CS4297A and CS4294, are located over the transition point between the analog and digital ground planes. The pins are arranged on the audio codecs so that the analog and digital signals are separated from each other. The analog and Refer to the CS4297A CrystalClear(R) SoundFusion(R) Audio Codec '97 [4] and the CS4294 SoundFusion(R) Audio/Docking Codec '97 [5] data sheets for partitioning and bypass capacitor placement. Pay close attention to bypass capacitors on the REFFLT, AFLT1, AFLT2 pins, and power supply capacitors. DS445RD10A1 9 CRD4630-10 4. REFERENCES 1) Intel(R), Audio Codec '97 Component Specification, Revision 2.1, May 22, 1998. http://developer.intel.com/ial/scalableplatforms/audio/ 2) PCI Special Interest Group, PCI Local Bus Specification, Revision 2.2, December 18, 1998. http://www.pcisig.com/developers/specification/ 3) Cirrus Logic, CS4630 CrystalClear(R) SoundFusion(R) PCI Audio Accelerator Data Sheet http://www.cirrus.com/pubs/cs4630.pdf 4) Cirrus Logic, CS4297A CrystalClear(R) SoundFusion(R) Audio Codec '97 Data Sheet http://www.cirrus.com/pubs/cs4297A.pdf 5) Cirrus Logic, CS4294 SoundFusion(R) Audio/Docking Codec '97 (AMC'97) Data Sheet http://www.cirrus.com/pubs/cs4294.pdf 6) Steve Harris, Clif Sanchez, Personal Computer Audio Quality Measurements, Ver 1.0 http://www.cirrus.com/pubs/meas100.pdf 7) Microsoft(R), PC 99 System Design Guide, Version 1.0, July 1999, http://www.microsoft.com/hwdev/desguid/ 8) M. Montrose. Printed Circuit Board Design Techniques for EMC Compliance, IEEE Press, New York: 1996. 5. DRAWINGS * * * Schematic drawings Layout drawings Bracket drawings 10 DS445RD10A1 C/BE[3..0]# AD[31..0] DS445RD10A1 ANALOG IN CD_IN_R CD_COM CD_IN_L AUX_IN_R AUX_IN_L MIC_IN_2 MIC_IN_1 PC_BEEP DIGITAL I/O SPDIF_RX SPDIF_TX MIDIIN MIDIOUT JBB1 JBB2 JBCY JBCX JAB1 JAB2 JACY JACX LINE IN + HEADPH. OUT AVREF ALT_LINE_OUT_L ALT_LINE_OUT_R HP_OUT_C ANALOG OUT CS4294 LINE_IN_L LINE_IN_R LINE_IN_R LINE_IN_L CD_IN_R CD_GND CD_IN_L AUX_IN_R AUX_IN_L MIC_IN_2 LINE_OUTR_2 LINE_OUTL_2 ALT_LINE_OUTR_2 ALT_LINE_OUTL_2 ASYNC ARST# ASDOUT ABITCLK ASDIN2 CS4297A HP_OUT_C ALT_LINE_OUT_R ALT_LINE_OUT_L AVREF MIC_IN_1 PC_BEEP LINE_OUT_R LINE_OUT_L LINE_OUT_R_2 LINE_OUT_L_2 ALT_LINE_OUT_R_2 ALT_LINE_OUT_L_2 LINE_OUT_R LINE_OUT_L CS4630 SPDIF_RX SPDIF_TX MIDIIN MIDIOUT JBB1 JBB2 JBCY JBCX JAB1 JAB2 JACY JACX INTA# INTA# CLK CLK ASDIN2 ABITCLK ASDOUT ARST# ASYNC ASDIN ASYNC ARST# ASDOUT ABITCLK ASDIN C/BE[3..0]# C/BE[3..0]# PAR SERR# PERR# STOP# DEVSEL# TRDY# IRDY# FRAME# IDSEL REQ# GNT# RST# PAR SERR# PERR# STOP# DEVSEL# TRDY# IRDY# FRAME# IDSEL REQ# GNT# RST# PCI_BUS Figure 2. CRD4630-10 Block Diagram AD[31..0] POWER +12VA ----> +5VA +5V PCI -----> +3.3VD +5V PCI -----> +CVDD AD[31..0] CRD4630-10 11 12 For 2Vpp AUX IN signal: 1) Populate 6.8 kOhms, 1%, for R97, R99, R101 and R103. For 2Vpp CD IN signal: 1) Populate 6.8 kOhms, 1%, for R98, R100, R105 and R106. 2) Populate 3.4 kOhms, 1%, for R102 and R104. AUX IN J17 4 3 2 1 AGND 4X1HDR-AU CD IN L10 R97 R99 47K AGND C142 + J18 AUX_IN_R 31@100MHz 100 2.2uF ELEC 4 3 2 1 4X1HDR-AU L11 R98 R100 47K AGND C143 + CD_IN_R 31@100MHz 100 2.2uF ELEC L12 R101 R103 47K AGND C144 + L13 R102 R104 47K AGND C145 + AUX_IN_L 31@100MHz 100 CD_COM 31@100MHz 100 2.2uF ELEC 2.2uF ELEC L14 R105 R106 47K AGND C146 + CD_IN_L 31@100MHz 100 2.2uF ELEC PC SPEAKER IN J19 2 1 2X1HDR-SN/PB L15 31@100MHz R107 47K R108 4.7K C148 2700pF X7R C147 PC_BEEP 0.1uF X7R DGND AGND CRD4630-10 DS445RD10A1 Figure 3. Aux, CD, and PC BEEP Inputs DS445RD10A1 MIC IN J6 4 3 5 2 1 PHONO-1/8 Do not populate R14 when using Pre Amp Mic Circuit R17 2.7K R18 68K R14 0 +5VA R13 47K +5VA U1A MC33078D 8 1 +3 -2 4 AGND R19 100K AGND R8 47K AGND +C15 10uF ELEC R15 47K AGND C11 + +5VA U1B MC33078D 7 8 MIC_IN_1 2.2uF ELEC C13 + C4 0.068uF X7R C12 220pF X7R C3 220pF X7R R4 6.8K + C2 1% 10uF ELEC AGND AGND CGND 5 + 6 4 MIC_IN_2 2.2uF ELEC Connect CGND to AGND at the jack AGND Do not populate R5 & C6 for Pre-Amp Mic Circuit C6 0.1uF X7R C1 220pF X7R R1 47K R5 0 AGND For Microphone Circuit without Op Amp: 1) Do not populate U1, R18, R19, R8, R15, R1, R4, C1, C2 and C5. 2) Populate R14, R5 and C6 3) Populate:2.2K for R17 1.5K for R13 100 ohm for C4 (fits on the same pad) 0.22uF for C13 +5VA Place close to pins 4 and 8 C5 0.1uF Z5U AGND CRD4630-10 Figure 4. Microphone Input 13 + + + + + + 14 LINE_OUT_R LINE_OUT_L C111 C112 10uF ELEC 10uF ELEC R89 220K R90 220K C113 220pF X7R C114 220pF X7R J14 4 2 1 PHONO-1/8 FRONT OUT Connect CGND to AGND at the jack. AGND AGND CGND LINE_OUT_R_2 LINE_OUT_L_2 C115 C116 10uF ELEC 10uF ELEC R91 220K R92 220K C117 220pF X7R C118 220pF X7R J15 4 2 1 PHONO-1/8 SURROUND OUT Connect CGND to AGND at the jack. AGND AGND CGND ALT_LINE_OUT_R_2 ALT_LINE_OUT_L_2 C119 C120 10uF ELEC 10uF ELEC R93 220K R94 220K C121 220pF X7R C122 220pF X7R J16 4 2 1 PHONO-1/8 CENTER/LFE OUT Connect CGND to AGND at the jack. AGND AGND CGND CRD4630-10 DS445RD10A1 Figure 5. Front, Surround, and Center/LFE Outputs 27K 1% 1 TDA1308 + AVREF R115 39K 1% + DS445RD10A1 15 R109 JP2 J20 1 2 3 3x1 HDR C149 LINE IN/ HEADPHONE OUT 4 2 1 6.8K 1% LINE_IN_R R110 6.8K 1% AGND 2.2uF ELEC HEADPH_OUT_R C150 220pF X7R CGND PHONO-1/8 C152 220pF X7R JP3 CGND 1 2 3 3x1 HDR R111 6.8K 1% R112 6.8K 1% AGND C151 LINE_IN_L 2.2uF ELEC Connect CGND to AGND at the jack. C160 1uF ELEC + HP_OUT_C HEADPH_OUT_L AGND 1. Only populate C160 when CS4201 is primary codec. 2. Place near Headphone Out audio jack. For CS4201 as Primary Codec: 1) Do not populate U15, C153, C156 and C159. 2) Populate R114, R113, R119, R118, R115 and R120 with 0 Ohms. 3) Populate C160 with 1uF ELEC. R113 39K 1% C153 22pF NPO +5VA 8 ALT_LINE_OUT_R R114 U15A 2 3 + 4 8 C154 R119 10 1/4W R120 10 1/4W R116 47K R117 47K HEADPH_OUT_R 220uF ELEC +5VA Place close to pins 4 and 8 on TDA1308 C159 0.1uF Z5U AGND AGND C155 HEADPH_OUT_L C156 22pF NPO +5VA R118 U15B 7 TDA1308 220uF ELEC AGND ALT_LINE_OUT_L 6 27K 1% 5 + 4 CRD4630-10 AGND Figure 6. Line Input and Headphone Output 16 +3.3VD +5VA 22 31 36 38 U3 AVdd1 AVdd2 AVdd3 AVdd4 CS4294 AVss1 AVss2 AVss3 AVss4 AVss5 DVss1 DVss2 BIT_CLK SDATA_OUT SDATA_IN SYNC RESET# LINE_OUT_L LINE_OUT_R ALT_LINE_OUT_L ALT_LINE_OUT_R ID0# ID1# BCM# GPIO3 GPIO4 GPIO5 GPIO6 GPIO7 GPIO8 23 32 37 39 40 5 8 7 6 9 11 12 29 30 33 34 35 28 13 1 48 47 46 45 44 AGND AUX_IN_L AUX_IN_R CD_IN_L CD_GND CD_IN_R MIC_IN_2 LINE_IN_L LINE_IN_R 2 10 DVdd1 DVdd2 14 AUX_L 15 AUX_R 16 17 18 19 CD_L CD_GND CD_R MIC1 DGND R39 47 ABITCLK ASDOUT ASDIN2 ASYNC ARST# LINE_OUTL_2 LINE_OUTR_2 ALT_LINE_OUTL_2 ALT_LINE_OUTR_2 C29 1uF Y5V C24 0.1uF X7R C30 1uF Y5V C25 C23 C28 C46 C50 0.1uF 1000pF 1000pF 0.01uF 1000pF X7R NPO NPO X7R NPO 20 LINE_IN_L 21 LINE_IN_R 25 Vrefout 24 REFFLT 26 AFLT1 27 AFLT2 41 FLT3D 42 FLTI 43 FLTO 4 XTL_IN 3 XTL_OUT C55 C49 C44 C36 1000pF 1000pF 1000pF 1000pF NPO NPO NPO NPO DGND AGND AGND AGND +3.3VD +5VA C52 0.1uF Z5U C42 0.1uF Z5U C31 0.1uF Z5U AGND C34 0.1uF Z5U C38 0.1uF Z5U C41 0.1uF Z5U DGND CRD4630-10 DS445RD10A1 Figure 7. Secondary Audio Codec, CS4294 DS445RD10A1 CS4297A +3.3VD +5VA Y1 24.576 MHz C123 C124 22pF 22pF NPO NPO DGND DGND 25 38 1 9 2 3 U14 AVdd1 AVdd2 DVdd1 DVdd2 XTL_IN XTL_OUT SDATA_IN SYNC RESET# PC_BEEP PHONE AUX_L AUX_R VIDEO_L VIDEO_R CD_L CD_GND CD_R MIC1 MIC2 LINE_IN_L LINE_IN_R REFFLT Vrefout AFLT1 AFLT2 BIT_CLK SDATA_OUT LINE_OUT_L LINE_OUT_R MONO_OUT ALT_LINE_OUT_L ALT_LINE_OUT_R BCFG FLT3D FLTI FLTO nc5 nc6 nc7 ID0# ID1# EAPD S/PDIF_OUT 6 5 35 36 37 39 41 31 32 33 34 40 43 44 45 46 47 48 AVss1 AVss2 DVss1 DVss2 26 42 4 7 AGND DGND ASDIN ASYNC ARST# PC_BEEP R95 47 8 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 27 28 29 30 R96 47 ABITCLK ASDOUT LINE_OUT_L LINE_OUT_R ALT_LINE_OUT_L ALT_LINE_OUT_R MIC_IN_1 C125 1000pF NPO C126 0.01uF X7R C127 1000pF NPO AGND C128 1000pF NPO C129 1000pF NPO AGND C130 1000pF NPO AVREF AGND Note: For CS4201 as primary codec populate C131 with 2.2uF. C131 1uF Y5V C132 0.1uF X7R C133 1uF Y5V C134 0.1uF X7R C135 C136 1000pF 1000pF NPO NPO HP_OUT_C AGND +3.3VD +5VA +C139 10uF ELEC C140 0.1uF Z5U C141 0.1uF Z5U C137 0.1uF Z5U AGND C138 0.1uF Z5U DGND CRD4630-10 Figure 8. Primary Audio Codec, CS4297A 17 18 U10 CS4630 AUDIO ACCELERATOR ABITCLK ASDIN ASDIN2 ARST# ASYNC ASDOUT 96 59 98 107 100 62 99 61 97 60 80 81 82 AD[0] AD[1] AD[2] AD[3] AD[4] AD[5] AD[6] AD[7] AD[8] AD[9] AD[10] ZLRCLK AD[11] AD[12] ZSCLK ZSDATA AD[13] AD[14] JAB1/SDO2 AD[15] AD[16] JAB2/SDO3 JBB1/LRCLK AD[17] AD[18] JBB2/MCLK JACX AD[19] AD[20] JBCX JACY AD[21] AD[22] JBCY MIDIIN AD[23] AD[24] MIDIOUT AD[25] SDIN2/GPIO/SENSE_VAUX AD[26] AD[27] VOLUP/XTALI AD[28] VOLDN/XTALO AD[29] EECLK/GPOUT/PCREQ# EEDAT/GPIO2/PCGNT# AD[30] AD[31] TEST ABITCLK/SCLK ABITCLK2 ASDIN/SDIN ASDIN2 ARST# ARST2#/SELECT_VAUX ASYNC/FSYNC ASYNC2 ASDOUT/SDOUT ASDOUT2 INTA# RST# PCICLK PCI_GNT# PCI_REQ# FRAME# IRDY# TRDY DEVSEL# STOP# PERR# SERR# PAR IDSEL PME# CRYVDD CRYGND CBE[0]# CBE[1]# CBE[2]# CBE[3]# SPDIFI SPDIFO EGPIO[0] EGPIO[1] EGPIO[2] EGPIO[7] AD[31..0] 56 55 54 53 52 51 50 49 45 44 43 42 41 40 AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31 R67 R68 47 47 R76 220K R70 220K R69 220K DGND +3.3VD U7 1 2 3 4 R62 220K 4.7K DGND JAB1 JAB2 JBB1 JBB2 JACX JBCX JACY JBCY MIDIIN MIDIOUT 70 71 72 73 66 68 67 69 74 77 88 92 93 101 102 65 nc1 nc2 nc3 Vss Vcc nc4 SCL SDA 8 7 6 5 R73 24LC00 DGND C61 0.1uF Z5U DGND DGND 37 36 11 10 9 6 5 4 3 2 125 124 123 120 119 118 117 116 91 94 46 35 14 126 83 84 85 86 87 63 64 103 104 105 106 23 26 13 76 79 89 115 121 1 7 30 38 48 57 C/BE0 C/BE1 C/BE2 C/BE3 +3.3VD L7 120 @ 100MHz C63 1000pF NPO SPDIF_RX DGND SPDIF_TX CS4630-CM CVDD PINS +CVDD +CVDD +CVDD +CVDD INTA# RST# CLK GNT# REQ# FRAME# IRDY# TRDY# DEVSEL# STOP# PERR# SERR# PAR IDSEL 109 110 111 112 113 15 24 25 28 31 32 33 34 127 108 17 18 19 20 16 21 22 27 12 78 90 114 122 128 8 29 39 47 58 75 95 C/BE[3..0]# C62 0.1uF Z5U C98 0.1uF Z5U DGND C99 0.1uF Z5U DGND C68 0.1uF Z5U DGND C67 0.1uF Z5U DGND +CVDD CLKRUN# NC2 ASCLK/EGPIO[3] NC3 ASFCLK/EGPIO[4] NC4 ASDI/EGPIO[5] NC5 ASDO/EGPIO[6] VAUX_SEL PCIVDD_SENSE VAUX_SENSE EEPDIS CVDD[0] CVDD[1] CVDD[2] CVDD[3] PCIVDD[0] PCIVDD[1] PCIVDD[2] PCIVDD[3] PCIVDD[4] PCIVDD[5] PCIVDD[6] PCIVDD[7] PCIVDD[8] VDD5REF CS4630-CM CGND[0] CGND[1] CGND[2] CGND[3] CGND[4] PCIGND[0] PCIGND[1] PCIGND[2] PCIGND[3] PCIGND[4] PCIGND[5] PCIGND[6] PCIGND[7] +3.3VD CS4630-CM PCIVDD PINS +3.3VD +3.3VD +3.3VD +3.3VD +3.3VD +5V_PCI R72 220K R88 220K R75 220K DGND DGND DGND C97 0.1uF Z5U DGND C100 0.1uF Z5U DGND C93 0.1uF Z5U DGND C83 0.1uF Z5U DGND C69 0.1uF Z5U DGND +3.3VD +3.3VD +3.3VD +3.3VD C66 0.1uF Z5U DGND DGND C77 0.1uF Z5U DGND C80 0.1uF Z5U DGND C85 0.1uF Z5U DGND C92 0.1uF Z5U DGND CRD4630-10 DS445RD10A1 Figure 9. Audio Controller, CS4630 DS445RD10A1 JACX JACY JBCX JBCY JBB1 JBB2 JAB2 JAB1 MIDIIN MIDIOUT R81 R80 R79 R78 2.2K 2.2K 2.2K 2.2K Joystick button pullups still required on CS462X/CS4280 -must be populated J12 JOYSTICK SUPPLY PINS +5V_JOY +5V_JOY +5V_PCI PIN 1 C103 0.1uF Z5U DGND PIN 2 C64 0.1uF Z5U DGND +5V_JOY R83 4.7K R82 4.7K R77 4.7K R74 4.7K R71 47K 2 4 6 8 10 12 14 16 J12 1 3 5 7 9 11 13 15 C90 5600pF X7R C87 5600pF X7R C82 5600pF X7R C79 5600pF X7R C95 1000pF X7R C91 1000pF X7R C75 1000pF X7R C72 1000pF X7R C89 220pF X7R C86 220pF X7R C84 220pF X7R C81 220pF X7R C78 220pF X7R C71 220pF X7R DGND DGND DGND R65 100 populate instead of MIDI out buffer as necessary +3.3VD R63 39K 2 +5V_PCI R64 39K 1 Q6 MMBT2907ALT1 3 R61 5.1K MIDI_BUF 3 1 Q7 MMBT3904LT1 2 R59 10K Place Near CS4630 R60 20K DGND DGND CRD4630-10 optional MIDI out buffer -- populate as necessary Figure 10. Joystick/MIDI Interface 19 20 SPDIF_TX +5V_PCI 4 3 S/PDIF OUT OPTICAL J11 5 DGND S/PDIF IN OPTICAL J1 5 DGND 4 3 2 6 DGND 1 TORX-173 DGND C65 0.1uF Z5U L6 47uH C14 0.1uF Z5U +5V_PCI DGND R66 8.2K 2 1 6 TOTX-173 DGND R21 1K +5V_PCI J13 S/PDIF IN COAXIAL C108 2 1 U13 8 7A B 5 6Y Z R D 2 3 SN75179B 1 2 3 JP1 2X1HDR-SN/PB R87 75 0.01uF X7R C109 0.01uF X7R DGND SPDIF_RX 3x1 HDR DGND DGND +5V_PCI Place close to pins 1 and 4 on SN75179B C110 0.1uF Z5U DGND CRD4630-10 DS445RD10A1 Figure 11. S/PDIF Output and Inputs DS445RD10A1 21 +12VD +5V_PCI +5V_PCI -12VD P2 P1 TRST# +12V TMS TDI +5V(1) INTA# INTC# +5V(2) RSVD(1) +5V(3) RSVD(2) GND(1) GND(2) RSVD(3) RST# +5V(4) GNT# GND(3) PME# AD[30] +3.3V(1) AD[28] AD[26] GND(4) AD[24] IDSEL +3.3V(2) AD[22] AD[20] GND(5) AD[18] AD[16] +3.3V(3) FRAME# GND(6) TRDY# GND(7) STOP# +3.3V(4) SDONE SBO# GND(8) PAR AD[15] +3.3V(5) AD[13] AD[11] GND(9) AD[9] KEY1 KEY2 C/BE[0]# +3.3V(6) AD[6] AD[4] GND(10) AD[2] AD[0] +5V(5) REQ64# +5V(6) +5V(7) Side A 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 INTA# AD[31..0] C/BE[3..0]# RST# GNT# +3.3V_PCI_A AD30 AD28 AD26 AD24 +3.3V_PCI_A AD31 AD29 AD27 AD25 C/BE3 AD23 AD22 AD20 AD18 AD16 AD21 AD19 AD17 C/BE2 CLK REQ# +3.3V_PCI_A IDSEL +3.3V_PCI_A +3.3V_PCI_B +3.3V_PCI_B FRAME# TRDY# STOP# IRDY# DEVSEL# PERR# +3.3V_PCI_B +3.3V_PCI_B +3.3V_PCI_C PAR +3.3V_PCI_C SERR# AD15 AD13 AD11 AD9 C/BE1 AD14 AD12 AD10 C/BE0 AD8 AD7 AD6 AD4 AD2 AD0 AD5 AD3 AD1 +3.3V_PCI_C +3.3V_PCI_C PCI BUS 5V A DGND Do not populate R84, R85 and R86. (unless 3.3V PCI is Guaranteed) R84 0 +3.3V_PCI_A 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 +3.3VD -12V TCK GND11 TDO +5V(8) +5V(9) INTB# INTD# PRSNT1# RSVD(4) PRSNT2# GND(12) GND(13) RSVD(5) GND(14) CLK GND(15) REQ# +5V(10) AD[31] AD[29] GND(16) AD[27] AD[25] +3.3V(7) C/BE[3]# AD[23] GND(17) AD[21] AD[19] +3.3V(8) AD[17] C/BE[2]# GND(18) IRDY# +3.3V(9) DEVSEL# GND(19) LOCK# PERR# +3.3V(10) SERR# +3.3V(11) C/BE[1]# AD[14] GND(20) AD[12] AD[10] GND(21) KEY3 KEY4 AD[8] AD[7] +3.3V(12) AD[5] AD[3] GND(22) AD[1] +5V(11) ACK64# +5V(12) +5V(13) Side B TDI and TDO must be connected if IEEE 1149.1 is not used PRSNT1#, PRSNT2# = 00 Power Requirement = 7.5W max +5V_PCI +C101 10uF ELEC DGND PCI Bus +5V_PCI supply. Place near pin 5 & 6 of the PCI edge connector. C96 0.1uF Z5U PCI Bus +5V_PCI supply. Place near pin 62 of the PCI edge connector. C88 0.1uF Z5U +5V_PCI +C94 10uF ELEC DGND Unused PCI Bus +3.3V supply pins. Must be plated and decoupled according to PCI spec 2.1, chapter 4.4.2.1. Place near PCI edge connector within 1/4" of pin[s]. +3.3V_PCI_A PLACE OVER PIN B26 C104 0.047uF Z5U DGND +3.3V_PCI_B PLACE OVER PIN B38 C105 0.047uF Z5U +3.3V_PCI_C PLACE OVER PIN B49 C102 0.047uF Z5U DGND DGND PCI BUS 5V B DGND +3.3V_PCI_B R85 0 CRD4630-10 +3.3V_PCI_C R86 0 Figure 12. PCI Bus 22 +5V_PCI +3.3VD +12VD U6 1 +5VA U8 TAB (OUT) 3 2 IN OUT GND 1 LM1117CST-3.3 (SOT-223) DGND 4 1 LM2937IMP-2.5 (SOT-223) IN 2 OUT 3 GND MC78M05ACDT +C70 10uF ELEC C74 0.1uF Z5U C76 0.1uF Z5U +C73 10uF ELEC +C57 10uF ELEC AGND AGND +CVDD DGND U12 TAB (GND) IN OUT 3 GND 2 DGND 4 2.5 Volts +C106 10uF ELEC C107 0.1uF Z5U +5V_PCI L9 31@100MHz F4 FUSE 0.5A +5V_JOY HOLE H1 HOLE H2 CGND CGND Connect CGND to DGND with a 50 mil trace near the finger edge of the board. CRD4630-10 DS445RD10A1 Figure 13. Power Supplies DS445RD10A1 CRD4630-10 Figure 14. Assembly Drawing 23 24 CRD4630-10 DS445RD10A1 Figure 15. Top Silkscreen CRD4630-10 DS445RD10A1 Figure 16. Top Layer 25 26 CRD4630-10 DS445RD10A1 Figure 17. Bottom Layer DS445RD10A1 5 7 PL MIC IN FRONT OUT REAR OUT C/SUB OUT FULLR 2X R.039 .850 .675 .200 .285 .174 2X R.079 .430 .550 .725 A .338 .100 2X .155 4X .018 .681 1.091 1.501 1.911 2.321 .450 .370 .495 .398 2X .100 2.555 5X .250 2X 4.439 R.039 2X .128 2X .255 .035 3.362 4.725 .307 HP/LINE IN SPDIFIN SPDIFOUT .340 .273 1.042 .155 6X R.051 EXTRUDED AND TAP #4 -40 2X 52 VIEW A- A .155 .413 4X .107 .725 2X TRUE R.079 CRD4630-10 .200 5 A Figure 18. Bracket A Drawing 27 28 .850 FULL R .200 .285 .174 2X R .079 .430 .550 .725 A .100 2X .100 2X .155 .450 2.336 4X R .132 .366 .221 .441 2X 4.439 .113 4.725 .035 1.312 2X 10 1.086 5 2X 2X 52 JOYSTICK .120 .155 .413 .725 2X TRUE R 079 . .200 5 CRD4630-10 A VIEW A- A Figure 19. Bracket B Drawing DS445RD10A1 29 DS445RD10A1 6. BILL OF MATERIALS Item Qty Pop 1 17 Reference C1,C3,C12,C71,C78,C81,C84, C86,C89,C113,C114,C117,C118, C121,C122,C150,C152 C2,C15,C57,C70,C73,C94,C101, C106,C111,C112,C115,C116, C119,C120,C139 C4 C5,C14,C31,C34,C38,C41,C42, C52,C61,C62,C64,C65,C66,C67, C68,C69,C74,C76,C77,C80,C83, C85,C88,C92,C93,C96,C97,C98, C99,C100,C103,C107,C110,C137, C138,C140,C141,C159 C24,C25,C132,C134,C147 NOPOP C6 C11,C13 C23,C28,C36,C44,C49,C50,C55, C63,C125,C127,C128,C129,C130, C135,C136 C29,C30,C133 C46,C108,C109,C126 C72,C75,C91,C95 C79,C82,C87,C90 C102,C104,C105 C123,C124,C153,C156 C131 C142,C143,C144,C145,C146, C149,C151 C148 C155,C154 NOPOP C160 F4 H1,H2 JP1,JP2,JP3 J1 J6 J11 J12 J13,J19 J14,J15,J16,J20 J18,J17 L6 L7 Description CAP, 0805, X7R, 220pF, 10%, 50V PCB Footprint CSN_0805 Manufacturer. KEMET Part Number C0805C221K5RAC 2 15 CAP, ALU 5.0MM, ELEC, 10uF, 16V ALU5.0MM PANASONIC ECA-1CM100 3 4 1 38 CAP, 0805, X7R, .068uF, 10%, 50V CAP, 0805, Z5U, .1uF, 20%, 50V CSN_0805 CSN_0805 KEMET KEMET C0805C683K5RAC C0805C104M5UAC 5 6 7 8 5 1 2 15 CAP, 0805, X7R, .1uF, 10%, 50V CAP, 0805, X7R, .1uF, 10%, 50V CAP, SMT A, ELEC, 2.2uF, 20%, 35V CAP, 0805, C0G, 1000pF, 10%, 50V CSN_0805 CSN_0805 CSP_ELEC_A CSN_0805 KEMET KEMET PANASONIC KEMET C0805C104K5RAC C0805C104K5RAC ECE-V1VS2R2SR C0805C102K5GAC 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 3 4 4 4 3 4 1 7 1 2 1 1 2 3 1 1 1 1 2 4 2 1 1 CAP, 0805, Y5V, 1uF, 20%, 10V CAP, 0805, X7R, .01uF, 10%, 50V CAP, 0805, X7R, 1000pF, 10%, 50V CAP, 0805, X7R, 5600pF, 10%, 50V CAP, 0805, Z5U, .047uF, 20%, 50V CAP, 0805, C0G, 22pF, 10%, 50V CAP, 1206, Y5V, 1uF, 20%, 25V CAP, ALU 5.0MM, ELEC, 2.2uF, 50V CAP, 0805, X7R, 2700pF, 10%, 50V CAP, ALU 5.1MM, ELEC, 220uF, 6.3V CAP, ALU 5.0MM, ELEC, 1uF, 50V FUSE, SMT, 0.5A hold, 1.0A trip CSN_0805 CSN_0805 CSN_0805 CSN_0805 CSN_0805 CSN_0805 CSN_1206 ALU5.0MM KEMET KEMET KEMET KEMET KEMET KEMET PHILIPS PANASONIC KEMET PANASONIC PANASONIC RAYCHEM SAMTEC TOSHIBA LZR ELECTRONICS TOSHIBA AMP MOLEX LZR ELECTRONICS MOLEX SIEMENS TDK C0805C105M8VAC C0805C103K5RAC C0805C102K5RAC C0805C562K5RAC C0805C473M5UAC C0805C220K5GAC 12062F105M8BB0 ECA-1HM2R2 C0805C272K5RAC ECA-0JM221 ECA-1HM010 miniSMD050-2 TSW-103-07-T-S TORX-173 SJ372 TOTX-173 103309-3 70553-0036 SJ373 70553-0003 SIMID03-47uH HF30ACB453215-T CSN_0805 ALU5.0MM ALU5.0MM FUSE_1812 HOLE HDR, 3x1, 0.025" PIN, 0.1" CTR HDR3X1 OPTICAL TOSLINK RECEIVER TORX173 CONN, 1/8" DOUBLE SW. STEREO PHONE JACK CON_STEREO_LZR OPTICAL TOSLINK TRANSMITTER TOTX173 CONN, 8x2 RIBBON, MALE, STRAIGHT, SHROUDED HDR8X2_SHR HDR, 2X1, 0.025" PIN, 0.1" CTR, 150u" SN/PB CON_MLX_70553_2 CONN, 1/8" NON-SW. STEREO PHONE JACK CON_STEREO_LZR HDR, 4X1, 0.025" PIN, 0.1" CTR, 15u" AU CON_MLX_70553_4 IND,47uH,10%,210mA IND_1812 IND,FBEAD,1812,120@100MHz,25% IND_1812 CRD4630-10 Table 3. Bill of Materials 30 DS445RD10A1 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 7 1 1 1 1 13 5 5 1 1 1 1 5 1 1 1 13 2 5 1 1 6 4 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 L9,L10,L11,L12,L13,L14,L15 P1 P2 Q6 Q7 R1,R8,R13,R15,R71,R99,R100, R103,R104,R106,R107,R116,R117 R4,R109,R110,R111,R112 NOPOP R5,R14,R84,R85,R86 R17 R18 R19 R21 R39,R67,R68,R95,R96 R59 R60 R61 R62,R69,R70,R72,R75,R76,R88, R89,R90,R91,R92,R93,R94 R63,R64 R97,R98,R101,R102,R105 NOPOP R65 R66 R73,R74,R77,R82,R83,R108 R78,R79,R80,R81 R87 R115,R113 R114,R118 R119,R120 U1 U3 U6 U7 U8 U10 U12 U13 U14 U15 Y1 IND, FBEAD, 1206, 31@100MHz, 25% PCI BUS 5V SIDE B PCI BUS 5V SIDE A TRAN, SO, PNP, SOT23 TRAN, SO, NPN, SOT23 RES, SO, 0805, 47K, 5%, 1/10W, METAL FILM RES, SO, 0805, 6.8K, 1%, 1/10W, METAL FILM RES, SO, 0805, 0, 5%, 1/10W, METAL FILM RES, SO, 0805, 2.7K, 5%, 1/10W, METAL FILM RES, SO, 0805, 68K, 5%, 1/10W, METAL FILM RES, SO, 0805, 100K, 5%, 1/10W, METAL FILM RES, SO, 0805, 1K, 5%, 1/10W, METAL FILM RES, SO, 0805, 47, 5%, 1/10W, METAL FILM RES, SO, 0805, 10K, 5%, 1/10W, METAL FILM RES, SO, 0805, 20K, 5%, 1/10W, METAL FILM RES, SO, 0805, 5.1K, 5%, 1/10W, METAL FILM RES, SO, 0805, 220K, 5%, 1/10W, METAL FILM RES, SO, 0805, 39K, 5%, 1/10W, METAL FILM RES, SO, 0805, 100, 5%, 1/10W, METAL FILM RES, SO, 0805, 100, 5%, 1/10W, METAL FILM RES, SO, 0805, 8.2K, 5%, 1/10W, METAL FILM RES, SO, 0805, 4.7K, 5%, 1/10W, METAL FILM RES, SO, 0805, 2.2K, 5%, 1/10W, METAL FILM RES, SO, 0805, 75, 5%, 1/10W, METAL FILM RES, SO, 0805, 33K, 1%, 1/10W, METAL FILM RES, SO, 0805, 27K, 1%, 1/10W, METAL FILM RES, SO, 1206, 10, 5%, 1/4W, METAL FILM IC, SO, SOIC8, 33078, DUAL OP-AMP IND_FB1206 PCI_BUS_5V_B PCI_BUS_5V_A SOT23 SOT23 RES_0805 RES_0805 RES_0805 RES_0805 RES_0805 RES_0805 RES_0805 RES_0805 RES_0805 RES_0805 RES_0805 RES_0805 TDK HF50ACB321611-T NATIONAL NATIONAL PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS MOTOROLA CRYSTAL SEMICOND. MOTOROLA MICROCHIP NATIONAL SEMICOND. CRYSTAL SEMICOND. NATIONAL SEMICOND. TI CRYSTAL SEMICOND. PHILIPS FOX MMBT2907ALT1 MMBT3904LT1 9C08052A4702J 9C08052A6801F 9C08052A0R00J 9C08052A2701J 9C08052A6802J 9C08052A1003J 9C08052A1001J 9C08052A47R0J 9C08052A1002J 9C08052A2002J 9C08052A5101J 9C08052A2203J 9C08052A3902J 9C08052A1000J 9C08052A1000J 9C08052A8201J 9C08052A4701J 9C08052A2201J 9C08052A75R0J 9C08052A3302F 9C08052A2702F 9C12063A10R0J MC33078D CS4294-JQ MC78M05ACDT 24LC00/SN LM1117MPX-3.3 CS4630-CM LM2937IMP-2.5 SN75179B CS4297A-JQ TDA1308T FS24.576 RES_0805 RES_0805 RES_0805 RES_0805 RES_0805 RES_0805 RES_0805 RES_0805 RES_0805 RES_1206 SO8 IC, TQFP, AC '97 2.0 SERIAL QUAD CODEC QFP48_7X7 IC, SO, +5V REGULATOR, DPAK, 2%, 500mA DPAK IC, SO, SOIC8, SERIAL EEPROM, 16 x 8, 2.5V SO8 IC, SO, +3.3V REGULATOR, SOT-223, 2%, 800mA SOT223 IC, MQFP, AC '97 PCI AUDIO CONTROLLER MQFP-128 IC, SO, +2.5V REGULATOR, SOT-223, 5%, 400mA SOT223 IC, SO, SOIC8, DIFF. DRIVER/RECEIVER PAIR SO8 IC, TQFP, AC '97 2.1 SERIAL CODEC QFP48_7X7 IC, SO, SOIC8, 1308, LOW NOISE HEADPHONE AMP SO8 XTAL, 24.576MHz, HC49S, Fund Mode, Par Res XTL_HC49S CRD4630-10 Table 3. Bill of Materials (cont.) * Notes * |
Price & Availability of CS4630-10RD-1
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |