View 74ABT8332_970611.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
74ABT833 Octal transceiver with parity generator/checker (3-State)
Product data Supersedes data of 1993 Jun 21 2002 Dec 17
Philips Semiconductors
Philips Semiconductors
Product data
Octal transceiver with parity generator/checker (3-State)
74ABT833
FEATURES
* Low static and dynamic power dissipation with high speed and
high output drive
The 74ABT833 is an octal transceiver with a parity generator/checker and is intended for bus-oriented applications. When Output Enable A (OEA) is HIGH, it will place the A outputs in a high impedance state. Output Enable B (OEB) controls the B outputs in the same way. The parity generator creates an odd parity output (PARITY) when OEB is LOW. When OEA is LOW, the parity of the B port, including the PARITY input, is checked for odd parity. When an error is detected, the error data is sent to the input of a storage register. If a LOW-to-HIGH transition happens at the clock input (CP), the error data is stored in the register and the Open-collector error flag (ERROR) will go LOW. The error flag register is cleared with a LOW pulse on the CLEAR input. If both OEA and OEB are LOW, data will flow from the A bus to the B bus and the part is forced into an error condition which creates an inverted PARITY output. This error condition can be used by the designer for system diagnostics.
* Open-collector ERROR output with flag register * Output capability: +64 mA / -32 mA * Latch-up protection exceeds 500 mA per Jedec Std 17 * ESD protection exceeds 2000 V per MIL STD 883 Method 3015
and 200 V per Machine Model
* Power-up/down 3-State * Live insertion/extraction permitted
DESCRIPTION
The 74ABT833 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.
QUICK REFERENCE DATA
SYMBOL tPLH tPHL tPLH tPHL CIN CI/O ICCZ PARAMETER Propagation delay An to Bn or Bn to An Propagation delay An to PARITY Input capacitance I/O capacitance Total supply current CONDITIONS Tamb = 25 C; GND = 0 V CL = 50 pF; VCC = 5 V CL = 50 pF; VCC = 5 V VI = 0 V or VCC Outputs disabled; VO = 0 V or VCC Outputs disabled; VCC = 5.5 V TYPICAL 3.4 7.4 4 7 50 UNIT ns ns pF pF A
ORDERING INFORMATION
PACKAGES 24-Pin plastic SO 24-Pin Plastic SSOP Type II 24-Pin Plastic TSSOP Type I TEMPERATURE RANGE -40 C to +85 C -40 C to +85 C -40 C to +85 C PART NUMBER 74ABT833D 74ABT833DB 74ABT833PW DWG NUMBER SOT137-1 SOT340-1 SOT355-1
PIN CONFIGURATION
OEA 1 24 V CC 23 B0 22 B1 21 B2 20 B3 19 B4 TOP VIEW 18 B5 17 B6 16 B7 15 PARITY 14 OEB 13 CP
PIN DESCRIPTION
SYMBOL PIN NUMBER 2, 3, 4, 5, 6, 7, 8, 9 23, 22, 21, 20, 19, 18, 17, 16 1 14 15 10 11 13 12 24 NAME AND FUNCTION A port 3-State inputs/outputs B port 3-State inputs/outputs Enables the A outputs when LOW Enables the B outputs when LOW Parity output/input Error output (open collector) Clears the error flag register when LOW Clock input Ground (0 V) Positive supply voltage
A0 2 A1 3 A2 4 A3 5 A4 6 A5 7 A6 8 A7 9 ERROR 10 CLEAR 11 GND 12
A0 - A7 B0 - B7 OEA OEB PARITY ERROR CLEAR CP GND VCC
SA00212
2002 Dec 17
2
Philips Semiconductors
Product data
Octal transceiver with parity generator/checker (3-State)
74ABT833
LOGIC SYMBOL
2
3
4
5
6
7
8
9
A0 A1 A2 A3 A4 A5 A6 A7 14 1 11 13 OEB OEA CLEAR CP B0 B1 B2 B3 B4 B5 B6 B7 PARITY ERROR 15 10
23 22 21 20 19 18 17 16
SA00213
FUNCTION TABLE
INPUTS MODE A data to B bus and generate odd parity output B data to A bus and check for parity error1 A bus and B bus disabled2 OEB L H H L OEA H L H L An of Highs Odd Even (output) X Odd Even Bn + Parity of Highs (output) X X (output) An (input) Bn Z (input) OUTPUTS Bn An (input) Z An PARITY L H (input) Z H L
A data to B bus and generate inverted parity output
NOTES: 1. Error checking is detailed in the Error Flag Function Table below. 2. When clocked, the error output is LOW if the sum of A inputs is even or HIGH if the sum of A inputs is odd.
ERROR FLAG FUNCTION TABLE
INPUTS MODE CLEAR H Sample H H Hold Clear H L X NC Z = = = = = = = H L HIGH voltage level steady state LOW voltage level steady state Don't care No change High impedance "off" state LOW-to-HIGH clock transition Not a LOW-to-HIGH clock transition CP X X Bn + Parity of Highs Odd Even X X X Internal node Point "P" H L X X X Output Pre-state ERRORn-1 H X L X X ERROR OUTPUT H L L NC H
2002 Dec 17
3
Philips Semiconductors
Product data
Octal transceiver with parity generator/checker (3-State)
74ABT833
LOGIC DIAGRAM
8 A0 - A7 8 B0 - B7
8
OEB PARITY OEA
8
8 MUX 9-bit Odd Parity Tree "P" A
} }
B 9
Sel A/B
D CP CLEAR R
ERROR
SA00214
ABSOLUTE MAXIMUM RATINGS1, 2
SYMBOL VCC IIK VI IOK VOUT IOUT Tstg PARAMETER DC supply voltage DC input diode current DC input voltage3 DC output diode current DC output voltage3 VO < 0 V output in Off or HIGH state output in LOW state VI < 0 V CONDITIONS RATING -0.5 to +7.0 -18 -1.2 to +7.0 -50 -0.5 to +5.5 128 -65 to 150 UNIT V mA V mA V mA C
DC output current Storage temperature range
NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 C. 3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2002 Dec 17
4
Philips Semiconductors
Product data
Octal transceiver with parity generator/checker (3-State)
74ABT833
RECOMMENDED OPERATING CONDITIONS
SYMBOL PARAMETER Min VCC VI VIH VIL VOH IOH IOL t/v Tamb DC supply voltage Input voltage HIGH-level input voltage LOW-level input voltage HIGH-level output voltage, ERROR HIGH-level output current LOW-level output current Input transition rise or fall rate Operating free-air temperature range 0 -40 4.5 0 2.0 0.8 5.5 -32 64 5 +85 LIMITS Max 5.5 VCC V V V V V mA mA ns/V C UNIT
DC ELECTRICAL CHARACTERISTICS
LIMITS SYMBOL PARAMETER TEST CONDITIONS Tamb = +25 C Min VIK IOH Input clamp voltage HIGH-level output current ERROR ONLY VCC = 4.5 V; IIK = -18 mA VCC = 5.5 V; VOH = 5.5 V; VI = VIL or VIH VCC = 4.5 V; IOH = -3 mA; VI = VIL or VIH VOH HIGH-level output voltage All outputs except ERROR VCC = 5.0 V; IOH = -3 mA; VI = VIL or VIH VCC = 4.5 V; IOH = -32 mA; VI = VIL or VIH VOL II IOFF IPUIPD IIH + IOZH IIL + IOZL ICEX IO ICCH ICCL ICCZ ICC Additional supply current per input pin2 Quiescent supply current LOW-level output voltage Input leakage current Control pins Data pins VCC = 4.5 V; IOL = 64 mA; VI = VIL or VIH VCC = 5.5 V; VI = GND or 5.5 V VCC = 5.5 V; VI = GND or 5.5 V VCC = 0.0 V; VI or VO 4.5 V VCC = 2.0 V; or VO = 0.5 V; VI = GND or VCC; V OE = Don't care VCC = 5.5 V; VO = 2.7 V; VI = VIL or VIH VCC = 5.5 V; VO = 0.5 V; VI = VIL or VIH VCC = 5.5 V; VO = 5.5 V; VI = GND or VCC VCC = 5.5 V; VO = 2.5 V VCC = 5.5 V; Outputs HIGH, VI = GND or VCC VCC = 5.5 V; Outputs LOW, VI = GND or VCC VCC = 5.5 V; Outputs 3-State; VI = GND or VCC VCC = 5.5 V; one input at 3.4 V, other inputs at VCC or GND -50 2.5 3.0 2.0 3.5 4.0 2.6 0.42 0.01 5 5.0 5.0 5.0 -5.0 5.0 -80 50 20 50 0.3 0.55 1.0 100 100 50 50 -50 50 -180 250 30 250 1.5 -50 Typ -0.9 Max -1.2 20 2.5 3.0 2.0 0.55 1.0 100 100 50 50 -50 50 -180 250 30 250 1.5 Tamb = -40 C to +85 C Min Max -1.2 20 V A V V V V A A V V A A A mA A mA A mA UNIT
Power-off leakage current Power-up/down 3-State output current3 3-State output HIGH current 3-State output LOW current Output High leakage current Output current1
NOTES: 1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second. 2. This is the increase in supply current for each input at 3.4 V. 3. This parameter is valid for any VCC between 0 V and 2.1 V, with a transition time of up to 10 msec. From VCC = 2.1 V to VCC = 5 V 10%, a transition of up to 100 sec is permitted. The ERROR output pin 10 is not included in this spec due to the open collector design.
2002 Dec 17
5
Philips Semiconductors
Product data
Octal transceiver with parity generator/checker (3-State)
74ABT833
AC CHARACTERISTICS
GND = 0 V; tR = tF = 2.5 ns; CL = 50 pF, RL = 500 LIMITS SYMBOL PARAMETER WAVEFORMS Min tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Propagation delay An to Bn or Bn to An Propagation delay An to PARITY Propagation delay OEA to PARITY Propagation delay CLEAR to ERROR Propagation delay CP to ERROR Output enable time OEA to An or OEB to Bn, PARITY Output disable time OEA to An or OEB to Bn, PARITY 2 1 2 1 2 5 1 3 4 3 4 1.2 1.0 2.1 2.5 2.6 3.1 1.0 2.5 1.0 2.1 3.1 3.2 Tamb = +25 C VCC = +5.0 V Typ 3.4 2.6 7.4 7.4 6.6 6.7 2.9 4.2 3.2 4.1 5.1 5.6 Max 4.8 4.0 9.5 9.7 8.5 8.6 4.4 5.7 5.1 5.8 7.3 7.7 Tamb = -40 C to +85 C VCC = +5.0 V 10% Min 1.2 1.0 2.1 2.5 2.6 3.1 1.0 2.5 1.0 2.1 3.1 3.2 Max 5.3 4.5 11.2 11.0 10.5 10.0 5.2 6.2 6.2 6.7 7.9 8.1 ns ns ns ns ns ns ns UNIT
AC SET-UP REQUIREMENTS
GND = 0 V; tR = tF = 2.5 ns; CL = 50 pF, RL = 500 LIMITS SYMBOL PARAMETER WAVEFORMS Tamb = +25 C VCC = +5.0 V Min ts(H) ts(L) th(H) th(L) tw(H) tw(L) tw(L) trec Set-up time, High or Low Bn or PARITY to CP Hold time, High or Low Bn or PARITY to CP Pulse width, High or Low CP Pulse width, Low CLEAR Recovery time CLEAR to CP 6 6 6 5 5 9.8 8.1 0.0 0.0 3.0 3.0 3.0 2.0 Typ 6.9 4.0 -3.7 -6.7 1.5 1.0 1.0 -0.3 Tamb = -40 C to +85 C VCC = +5.0 V 10% Min 9.8 8.1 0.0 0.0 3.0 3.0 3.0 2.0 ns ns ns ns ns UNIT
2002 Dec 17
6
Philips Semiconductors
Product data
Octal transceiver with parity generator/checker (3-State)
74ABT833
AC WAVEFORMS
VM = 1.5 V, VIN = GND to 3.0 V
INPUT
VM tPHL
VM tPLH
INPUT
VM tPLH
VM tPHL
OUTPUT
VM
VM
OUTPUT
VM
VM
SA00216 SA00217
Waveform 1. Propagation Delay for Inverting Output
Waveform 2. Propagation Delay for Non-Inverting Output
OEA, OEB
VM tPZH
VM tPHZ VOH -0.3V
OEA, OEB
VM tPZL
VM
tPLZ
OUTPUT
VM 0V
OUTPUT
VM
VOL +0.3V 0V
SA00238
SA00239
Waveform 3. 3-State Output Enable Time to HIGH Level and Output Disable Time from HIGH Level
Waveform 4. 3-State Output Enable Time to LOW Level and Output Disable Time from LOW Level
CLEAR
VM tw(L)
VM tREC VM
Bn, PARITY
CP tPLH ERROR VM
CP
NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance. SA00205
NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance. SA00240
Waveform 6. Data Set-up and Hold Times and Clock Pulse Width
Waveform 5. CLEAR Pulse Width, CLEAR to ERROR Delay and CLEAR to Clock Recovery Time
2002 Dec 17
7
EEE E EEEEEEEEE EEE E EEEEEEEEE EEE EEEEEEE EEE
VM VM VM VM ts(H) th(H) ts(L) th(L) tw(H) tw(L) VM VM VM
EEE EEE EEE
Philips Semiconductors
Product data
Octal transceiver with parity generator/checker (3-State)
74ABT833
TYPICAL PROPAGATION DELAYS VERSUS LOAD FOR OPEN COLLECTOR OUTPUTS
18 16 14 12 10 8 6 4 tPHL 2 0 0 100 200 300 Load resistor () NOTE: When using Open-Collector parts, the value of the pull-up resistor greatly affects the value of the tPLH. For example, changing the specified pull-up resistor value from 500 to 100 will improve the tPLH over 300% with only a slight change in the tPHL. However, if the value of the pull-up resistor is changed, the user must make certain that the total IOL current through the resistor and the total IIL's of the receivers does not exceed the IOL maximum specification. 400 500 600
Propagation delay (ns)
tPLH
SA00241
TEST CIRCUIT AND WAVEFORM
VCC VX VIN PULSE GENERATOR RT D.U.T CL RL VOUT RX
90% NEGATIVE PULSE VM 10% tTHL (tF) tTLH (tR) 90%
tW VM 10%
90%
AMP (V)
0V tTLH (tR) tTHL (tF) 90% VM 10% tW 0V AMP (V)
Test Circuit for 3-State Outputs
POSITIVE PULSE 10%
VM
SWITCH POSITION
TEST tPLZ tPZL All other SWITCH closed closed open
LOAD VALUES
OUTPUT ERROR All other RX VX 100 VCC 500 7.0V
VM = 1.5V Input Pulse Definition
DEFINITIONS
RL = Load resistor; see AC CHARACTERISTICS for value. CL = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value. RT = Termination resistance should be equal to ZOUT of pulse generators.
INPUT PULSE REQUIREMENTS FAMILY Amplitude 74ABT 3.0V Rep. Rate 1MHz tW 500ns tR 2.5ns tF 2.5ns
SA00242
2002 Dec 17
8
Philips Semiconductors
Product data
Octal transceiver with parity generator/checker (3-State)
74ABT833
SO24: plastic small outline package; 24 leads; body width 7.5 mm
SOT137-1
2002 Dec 17
9
Philips Semiconductors
Product data
Octal transceiver with parity generator/checker (3-State)
74ABT833
SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm
SOT340-1
2002 Dec 17
10
Philips Semiconductors
Product data
Octal transceiver with parity generator/checker (3-State)
74ABT833
TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm
SOT355-1
2002 Dec 17
11
Philips Semiconductors
Product data
Octal transceiver with parity generator/checker (3-State)
74ABT833
REVISION HISTORY
Rev _2 Date 20021217 Description Product data (9397 750 10851); ECN 853-1619 29289 of 12 December 2002. Supersedes data of 21 June 1993. Modifications:
* Ordering information table: remove "North America" column; remove 74ABT833N package offering.
_1 19930621 Product specification. ECN 853-1619 10087 of 21 June 1993.
2002 Dec 17
12
Philips Semiconductors
Product data
Octal transceiver with parity generator/checker (3-State)
74ABT833
Data sheet status
Level
I
Data sheet status [1]
Objective data
Product status [2] [3]
Development
Definitions
This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).
II
Preliminary data
Qualification
III
Product data
Production
[1] Please consult the most recently issued data sheet before initiating or completing a design. [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com. [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.
Definitions
Short-form specification -- The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition -- Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information -- Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
Disclaimers
Life support -- These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes -- Philips Semiconductors reserves the right to make changes in the products--including circuits, standard cells, and/or software--described or contained herein in order to improve design and/or performance. When the product is in full production (status `Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.
Contact information
For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825
(c) Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A. Date of release: 12-02
For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.
Document order number:
9397 750 10851
Philips Semiconductors
2002 Dec 17 13

▲Up To Search▲

Price & Availability of 74ABT8332

	To Download 74ABT8332 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .