View 5962-8778901EA_413363.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

a
FEATURES Complete 8-Bit DAC Voltage Output-2 Calibrated Ranges Internal Precision Bandgap Reference Single-Supply Operation: +5 V to +15 V Full Microprocessor Interface Fast: 1 s Voltage Settling to 1/2 LSB Low Power: 75 mW No User Trims Guaranteed Monotonic Over Temperature All Errors Specified TMIN to TMAX Small 16-Pin DIP and 20-Pin PLCC Packages Single Laser-Wafer-Trimmed Chip for Hybrids Low Cost MIL-STD-883 Compliant Versions Available
DACPORT Low Cost, Complete P-Compatible 8-Bit DAC AD558*
FUNCTIONAL BLOCK DIAGRAM
CONTROL INPUTS GND CS CE LSB DIGITAL INPUT DATA (BUS)
DB0 DB1 DB2 DB4 DB5 DB6 DB3 DB7
MSB
+VCC
I2L CONTROL LOGIC LSB
I2L LATCHES MSB 8-BIT VOLTAGE-SWITCHING D-TO-A CONVERTER OUTPUT AMP VOUT VOUTSENSE A BAND GAP REFERENCE VOUTSELECT GND
CONTROL AMP
AD558
PRODUCT DESCRIPTION
PRODUCT HIGHLIGHTS
The AD558 DACPORT(R) is a complete voltage-output 8-bit digital-to-analog converter, including output amplifier, full microprocessor interface and precision voltage reference on a single monolithic chip. No external components or trims are required to interface, with full accuracy, an 8-bit data bus to an analog system. The performance and versatility of the DACPORT is a result of several recently-developed monolithic bipolar technologies. The complete microprocessor interface and control logic is implemented with integrated injection logic (I2L), an extremely dense and low power logic structure that is process-compatible with linear bipolar fabrication. The internal precision voltage reference is the patented low voltage bandgap circuit which permits fullaccuracy performance on a single +5 V to +15 V power supply. Thin-film silicon-chromium resistors provide the stability required for guaranteed monotonic operation over the entire operating temperature range (all grades), while recent advances in laser-wafer-trimming of these thin-film resistors permit absolute calibration at the factory to within 1 LSB; thus no user-trims for gain or offset are required. A new circuit design provides voltage settling to 1/2 LSB for a full-scale step in 800 ns. The AD558 is available in four performance grades. The AD558J and K are specified for use over the 0C to +70C temperature range, while the AD558S and T grades are specified for -55C to +125C operation. The "J" and "K" grades are available either in 16-pin plastic (N) or hermetic ceramic (D) DIPS. They are also available in 20-pin JEDEC standard PLCC packages. The "S" and "T" grades are available in the 16-pin hermetic ceramic DIP package.
*Protected by U.S. Patent Nos. 3,887,863; 3,685,045; 4,323,795; Patents Pending. DACPORT is a registered trademark of Analog Devices, Inc.
1. The 8-bit I2L input register and fully microprocessorcompatible control logic allow the AD558 to be directly connected to 8- or 16-bit data buses and operated with standard control signals. The latch may be disabled for direct DAC interfacing. 2. The laser-trimmed on-chip SiCr thin-film resistors are calibrated for absolute accuracy and linearity at the factory. Therefore, no user trims are necessary for full rated accuracy over the operating temperature range. 3. The inclusion of a precision low voltage bandgap reference eliminates the need to specify and apply a separate reference source. 4. The voltage switching structure of the AD558 DAC section along with a high speed output amplifier and laser trimmed resistors give the user a choice of 0 V to +2.56 V or 0 V to +10 V output ranges, selectable by pin-strapping. Circuitry is internally compensated for minimum settling time on both ranges; typically settling to 1/2 LSB for a full-scale 2.55 volt step in 800 ns. 5. The AD558 is designed and specified to operate from a single +4.5 V to +16.5 V power supply. 6. Low digital input currents, 100 A max, minimize bus loading. Input thresholds are TTL/low voltage CMOS compatible over the entire operating VCC range. 7. All AD558 grades are available in chip form with guaranteed specifications from +25C to TMAX. MIL-STD-883, Class B visual inspection is standard on Analog Devices bipolar chips. Contact the factory for additional chip information. 8. The AD558 is available in versions compliant with MILSTD-883. Refer to Analog Devices Military Products Databook or current AD558/883B data sheet for detailed specifications.
REV. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703
AD558-SPECIFICATIONS (@ T = +25 C, V
A
CC
= +5 V to +15 V unless otherwise noted)
AD558S1 Typ AD558T1 Typ
Model Min RESOLUTION RELATIVE ACCURACY 2 0C to +70C -55C to +125C OUTPUT Ranges3 Current Source Sink OUTPUT SETTLING TIME5 0 to 2.56 Volt Range 0 to 10 Volt Range4 FULL-SCALE ACCURACY 6 @ 25C TMIN to TMAX ZERO ERROR @ 25C TMIN to TMAX MONOTONICITY 7 TMIN to TMAX DIGITAL INPUTS TMIN to TMAX Input Current Data Inputs, Voltage Bit On-Logic "1" Bit On-Logic "0" Control Inputs, Voltage On-Logic "1" On-Logic "0" Input Capacitance TIMING8 tW, Strobe Pulse Width TMIN to TMAX tDH Data Hold Time TMIN to TMAX tDS Data Set-Up Time TMIN to TMAX POWER SUPPLY Operating Voltage Range (VCC) 2.56 Volt Range 10 Volt Range Current (ICC) Rejection Ratio POWER DISSIPATION, V CC = 5 V VCC = 15 V OPERATING TEMPERATURE RANGE 0 +5
AD558J Typ
Max 8 1/2
Min
AD558K Typ
Max 8 1/4
Min
Max 8 1/2 3/4
Min
Max 8 1/4 3/8
Units Bits LSB LSB V V mA
0 to +2.56 0 to +10 +5 Internal Passive Pull-Down to Ground 4 0.8 2.0 1.5 3.0 1.5 2.5 1 2 Guaranteed
0 to +2.56 0 to +10 +5 Internal Passive Pull-Down to Ground 0.8 2.0 1.5 3.0 0.5 1 1/2 1 Guaranteed
0 to +2.56 0 to +10 +5 Internal Passive Pull-Down to Ground 0.8 2.0 1.5 3.0 1.5 2.5 1 2 Guaranteed
0 to +2.56 0 to +10 Internal Passive Pull-Down to Ground 0.8 2.0 1.5 3.0 0.5 1 1/2 1 Guaranteed
s s LSB LSB LSB LSB
100 2.0 0 2.0 0 4 200 270 10 10 200 270 200 270 10 10 200 270 2.0 0 2.0 0 4
100 2.0 0 2.0 0 4 200 270 10 10 200 270
100 2.0 0 2.0 0 4 200 270 10 10 200 270
100
A V V V V pF ns ns ns ns ns ns
0.8
0.8
0.8
0.8
0.8
+4.5 +11.4 15 75 225
+16.5 +16.5 25 0.03 125 375 +70
+4.5 +11.4 15 75 225 0
+16.5 +16.5 25 0.03 125 375 +70
+4.5 +11.4 15 75 225 -55
+16.5 +16.5 25 0.03 125 375 +125
+4.5 +11.4 15 75 225 -55
+16.5 +16.5 25 0.03 125 375 +125
V V mA %/% mW mW C
NOTES 1 The AD558 S & T grades are available processed and screened lo MIL-STD-883 Class B. Consult Analog Devices' Military Databook for details. 2 Relative Accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the offset to the full scale of the device. See "Measuring Offset Error". 3 Operation of the 0 volt to 10 volt output range requires a minimum supply voltage of +11.4 volts. 4 Passive pull-down resistance is 2 k for 2.56 volt range, 10 k for 10 volt range. 5 Settling time is specified for a positive-going full-scale step to 1/2 LSB. Negative-going steps to zero are slower, but can be improved with an external pull-down. 6 The full range output voltage for the 2.56 range is 2.55 V and is guaranteed with a +5 V supply, for the 10 V range, it is 9.960 V guaranteed with a +15 V supply. 7 A monotonic converter has a maximum differential linearity error of 1 LSB. 8 See Figure 7. Specifications shown in boldface are tested on all production units at final electrical test. Specifications subject to change without notice.
-2-
REV. A
AD558
ABSOLUTE MAXIMUM RATINGS*
*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
DB1
3
2
1 20 19
VOUT SENSE
DB0 (LSB)
NC VOUT
VCC to Ground . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V to +18 V Digital Inputs (Pins 1-10) . . . . . . . . . . . . . . . . . . 0 V to +7.0 V VOUT . . . . . . . . . . . . . . . . . . . . . . . Indefinite Short to Ground Momentary Short to VCC Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 450 mW Storage Temperature Range N/P (Plastic) Packages . . . . . . . . . . . . . . . . -25C to +100C D (Ceramic) Package . . . . . . . . . . . . . . . . . -55C to +150C Lead Temperature (soldering, 10 sec) . . . . . . . . . . . . . +300C Thermal Resistance Junction to Ambient/Junction to Case D (Ceramic) Package . . . . . . . . . . . . . . 100C/W/30C/W N/P (Plastic) Packages . . . . . . . . . . . . . 140C/W/55C/W
(LSB) DB0
1
16 VOUT 15 VOUT SENSE 14 VOUT SELECT 13 GND TOP VIEW 12 GND (Not to Scale) 11 +VCC 10 CS 9 CE
DB1 2 DB2 3 DB3 4 DB4 5 DB5 6 DB6 7
AD558
(MSB) DB7 8
Figure 1a. AD558 Pin Configuration (DIP)
DB2 4 DB3 5 NC 6 DB4 DB5 7 8
18 VOUT SELECT
AD558
TOP VIEW (Not to Scale)
17 GND 16 NC 15 GND 14 +VCC
AD558 METALIZATION PHOTOGRAPH
Dimensions shown in inches and (mm).
9 10 11 12 13
(MSB) DB7
DB6
NC
CE
CS
NC = NO CONNECT
Figure 1a. AD558 Pin Configuration (DIP)
Figure 1b. AD558 Pin Configuration (PLCC and LCC)
ORDERING GUIDE
Model1 AD558JN AD558JP AD558JD AD558KN AD558KP AD558KD AD558SD AD558TD
Temperature 0C to +70C 0C to +70C 0C to +70C 0C to +70C 0C to +70C 0C to +70C -55C to +125C -55C to +125C
Relative Accuracy Error Max TMIN to TMAX 1/2 LSB 1/2 LSB 1/2 LSB 1/4 LSB 1/4 LSB 1/4 LSB 3/4 LSB 3/8 LSB
Full-Scale Error, Max TMIN to TMAX 2.5 LSB 2.5 LSB 2.5 LSB 1 LSB 1 LSB 1 LSB 2.5 LSB 1 LSB
Package Option2 Plastic (N-16) PLCC (P-20A) TO-116 (D-16) Plastic (N-16) PLCC (P-20A) TO-116 (D-16) TO-116 (D-16) TO-116 (D-16)
NOTES 1 For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current AD558/883B data sheet. 2 D = Ceramic DIP; N = Plastic DIP; P = Plastic Leaded Chip Carrier.
REV. A
-3-
AD558
CIRCUIT DESCRIPTION CHIP AVAILABILITY
The AD558 consists of four major functional blocks, fabricated on a single monolithic chip (see Figure 2). The main D-to-A converter section uses eight equally-weighted laser-trimmed current sources switched into a silicon-chromium thin-film R/2R resistor ladder network to give a direct but unbuffered 0 mV to 400 mV output range. The transistors that form the DAC switches are PNPs; this allows direct positive-voltage logic interface and a zero-based output range.
DIGITAL INPUT DATA CONTROL INPUTS LSB MSB
The AD558 is available in laser-trimmed, passivated chip form. AD558J and AD558T chips are available. Consult the factory for details.
Input Logic Coding
Digital Input Code Binary 0000 0000 0000 0001 0000 0010 0000 1111 0001 0000 0111 1111 1000 0000 1100 0000 1111 1111 Hexadecimal Decimal 00 01 02 0F 10 7F 80 C0 FF 0 1 2 15 16 127 128 192 255 Output Voltage 2.56 V Range 10.000 V Range 0 0.010 V 0.020 V 0.150 V 0.160 V 1.270 V 1.280 V 1.920 V 2.55 V 0 0.039 V 0.078 V 0.586 V 0.625 V 4.961 V 5.000 V 7.500 V 9.961 V
DB0
DB1
DB2
DB4
DB3
CS
CE
DB5
DB6
DB7
+VCC
GND
GND
I2L CONTROL LOGIC BANDGAP REFERENCE CONTROL AMP
I2L LATCHES
8-BIT VOLTAGE-SWITCHING D-TO-A CONVERTER
OUTPUT AMP VOUT VOUT SENSE VOUT SELECT
CONNECTING THE AD558
Figure 2. AD558 Functional Block Diagram
The high speed output buffer amplifier is operated in the noninverting mode with gain determined by the user-connections at the output range select pin. The gain-setting application resistors are thin-film laser-trimmed to match and track the DAC resistors and to assure precise initial calibration of the two output ranges, 0 V to 2.56 V and 0 V to 10 V. The amplifier output stage is an NPN transistor with passive pull-down for zero-based output capability with a single power supply. The internal precision voltage reference is of the patented bandgap type. This design produces a reference voltage of 1.2 volts and thus, unlike 6.3 volt temperature compensated Zeners, may be operated from a single, low voltage logic power supply. The microprocessor interface logic consists of an 8-bit data latch and control circuitry. Low power, small geometry and high speed are advantages of the I2L design as applied to this section. I2L is bipolar process compatible so that the performance of the analog sections need not be compromised to provide on-chip logic capabilities. The control logic allows the latches to be operated from a decoded microprocessor address and write signal. If the application does not involve a P or data bus, wiring CS and CE to ground renders the latches "transparent" for direct DAC access.
MIL-STD-883
The AD558 has been configured for ease of application. All reference, output amplifier and logic connections are made internally. In addition, all calibration trims are performed at the factory assuring specified accuracy without user trims. The only connection decision that must be made by the user is a single jumper to select output voltage range. Clean circuit board layout is facilitated by isolating all digital bit inputs on one side of the package; analog outputs are on the opposite side. Figure 3 shows the two alternative output range connections. The 0 V to 2.56 V range may be selected for use with any power supply between +4.5 V and +16.5 V. The 0 V to 10 V range requires a power supply of +11.4 V to +16.5 V.
OUTPUT AMP 16 15 14 13 VOUT VOUT SENSE VOUT SELECT GND OUTPUT AMP 16 15 14 13 VOUT VOUT SENSE VOUT SELECT GND
a. 0 V to 2.56 V Output Range b. 0 V to 10 V Output Range Figure 3. Connection Diagrams
The rigors of the military/aerospace environment, temperature extremes, humidity, mechanical stress, etc., demand the utmost in electronic circuits. The AD558, with the inherent reliability of integrated circuit construction, was designed with these applications in mind. The hermetically-sealed, low profile DIP package takes up a fraction of the space required by equivalent modular designs and protects the chip from hazardous environments. To further ensure reliability, military temperature range AD558 grades S and T are available screened to MIL-STD-883. For more complete data sheet information consult the Analog Devices' Military Databook.
Because of its precise factory calibration, the AD558 is intended to be operated without user trims for gain and offset; therefore no provisions have been made for such user trims. If a small increase in scale is required, however, it may be accomplished by slightly altering the effective gain of the output buffer. A resistor in series with VOUT SENSE will increase the output range. For example if a 0 V to 10.24 V output range is desired (40 mV = 1 LSB), a nominal resistance of 850 is required. It must be remembered that, although the internal resistors all ratiomatch and track, the absolute tolerance of these resistors is typically 20% and the absolute TC is typically -50 ppm/C (0 to -100 ppm/C). That must be considered when rescaling is performed. Figure 4 shows the recommended circuitry for a full-scale output range of 10.24 volts. Internal resistance values shown are nominal.
-4-
REV. A
Applications-AD558
OUTPUT AMP 16 500 15 40k 14 2k 14k 13 GND VOUT 604
The only consideration in selecting a supply voltage is that, in order to be able to use the 0 V to 10 V output range, the power supply voltage must be between +11.4 V and +16.5 V. If, however, the 0 V to 2.56 V range is to be used, power consumption will be minimized by utilizing the lowest available supply voltage (above +4.5 V).
TIMING AND CONTROL
Figure 4. 10.24 V Full-Scale Connection
NOTE: Decreasing the scale by putting a resistor in series with GND will not work properly due to the code-dependent currents in GND. Adjusting offset by injecting dc at GND is not recommended for the same reason.
GROUNDING AND BYPASSING*
All precision converter products require careful application of good grounding practices to maintain full rated performance. Because the AD558 is intended for application in microcomputer systems where digital noise is prevalent, special care must be taken to assure that its inherent precision is realized. The AD558 has two ground (common) pins; this minimizes ground drops and noise in the analog signal path. Figure 5 shows how the ground connections should be made.
OUTPUT AMP 16 15 14 13 12 GND 11 +VCC VOUT VOUT SENSE VOUT SELECT GND TO SYSTEM GND TO SYSTEM GND 0.1F (SEE TEXT) TO SYSTEM VCC (SEE NEXT PAGE)
The AD558 has data input latches that simplify interface to 8and 16-bit data buses. These latches are controlled by Chip Enable (CE) and Chip Select (CS) inputs. CE and CS are internally "NORed" so that the latches transmit input data to the DAC section when both CE and CS are at Logic "0". If the application does not involve a data bus, a "00" condition allows for direct operation of the DAC. When either CE or CS go to Logic "1", the input data is latched into the registers and held until both CE and CS return to "0". (Unused CE or CS inputs should be tied to ground.) The truth table is given in Table I. The logic function is also shown in Figure 6.
Table I. AD558 Control Logic Truth Table
Input Data 0 1 0 1 0 1 X X
CE 0 0 g g 0 0 1 X
CS 0 0 0 0 g g X 1
DAC Data 0 1 0 1 0 1 Previous Data Previous Data
Latch Condition "Transparent" "Transparent" Latching Latching Latching Latching Latched Latched
RL
NOTES X = Does not matter. g = Logic Threshold at Positive-Going Transition.
Figure 5. Recommended Grounding and Bypassing
It is often advisable to maintain separate analog and digital grounds throughout a complete system, tying them common in one place only. If the common tie-point is remote and accidental disconnection of that one common tie-point occurs due to card removal with power on, a large differential voltage between the two commons could develop. To protect devices that interface to both digital and analog parts of the system, such as the AD558, it is recommended that common ground tie-points should be provided at each such device. If only one system ground can be connected directly to the AD558, it is recommended that analog common be selected.
POWER SUPPLY CONSIDERATIONS
Figure 6. AD558 Control Logic Function
The AD558 is designed to operate from a single positive power supply voltage. Specified performance is achieved for any supply voltage between +4.5 V and +16.5 V. This makes the AD558 ideal for battery-operated, portable, automotive or digital mainframe applications.
*For additional insight, "An IC Amplifier Users' Guide to Decoupling, Grounding and Making Things Go Right For A change," is available at no charge from any Analog Devices Sales Office.
In a level-triggered latch such as that in the AD558 there is an interaction between data setup and hold times and the width of the enable pulse. In an effort to reduce the time required to test all possible combinations in production, the AD558 is tested with tDS = tW = 200 ns at 25C and 270 ns at TMIN and TMAX, with tDH = 10 ns at all temperatures. Failure to comply with these specifications may result in data not being latched properly. Figure 7 shows the timing for the data and control signals; CE and CS are identical in timing as well as in function.
REV. A
-5-
AD558
tDH
DATA INPUTS
tDS
0.8V
2.0V
AD558
16 15
VOUT VOUT SENSE RL
CS OR CE 0.8V
2.0V NEGATIVE SUPPLY RP-D = 2x VEE VEE (in k)
tW
1/2 LSB
DAC V OUTPUT
tSETTLING tW = STORAGE PULSE WIDTH = 200ns MIN tDH = DATA HOLD TIME = 10ns MIN tDS = DATA SETUP TIME = 200ns MIN tSETTLING = DAC OUTPUT SETTLING TIME TO 1/2 LSB
Figure 9. Improved Settling Time available, bipolar output ranges may be achieved by suitable output offsetting and scaling. Figure 10 shows how a 1.28 volt output range may be achieved when a -5 volt power supply is available. The offset is provided by the AD589 precision 1.2 volt reference which will operate from a +5 volt supply. The AD544 output amplifier can provide the necessary 1.28 volt output swing from 5 volt supplies. Coding is complementary offset binary.
5k VOUT = 0V TO +2.56V 16 +5V 0.01F
Figure 7. AD558 Timing
USE OF VOUT SENSE
Separate access to the feedback resistor of the output amplifier allows additional application versatility. Figure 8a shows how I x R drops in long lines to remote loads may be cancelled by putting the drops "inside the loop." Figure 8b shows how the separate sense may be used to provide a higher output current by feeding back around a simple current booster.
VOUT VOUT SENSE RL GAIN SELECT VOUT 0V TO +10V
AD558
14 12 13
15
5k AD544 4.53k 500 BIPOLAR OFFSET ADJUST 1.5k -5V 0.01F VO +1.28 TO -1.27
VIN AD589
AD558
12 13 GND 14
16 15
0.01F
-1.2V 4.7k
INPUT CODE 00000000 10000000 11111111
VOUT +128V 0V -1.27V
-5V
a. Compensation for I x R Drops in Output Lines
VCC VOUT VOUT SENSE 2N2222 VOUT 0V TO +2.56V RL
Figure 10. Bipolar Operation of AD558 from 5 V Supplies
MEASURING OFFSET ERROR
One of the most commonly specified endpoint errors associated with real-world nonideal DACs is offset error. In most DAC testing, the offset error is measured by applying the zero-scale code and measuring the output deviation from 0 volts. There are some DACs, like the AD558 where offset errors may be present but not observable at the zero scale, because of other circuit limitations (such as zero coinciding with singlesupply ground) so that a nonzero output at zero code cannot be read as the offset error. Factors like this make testing the AD558 a little more complicated. By adding a pulldown resistor from the output to a negative supply as shown in Figure 11, we can now read offset errors at zero code that may not have been observable due to circuit limitations. The value of the resistor should be such that, at zero voltage out, current through the resistor is 0.5 mA max.
OUTPUT AMP 16 15 14 VOUT -V VOUT SENSE VOUT SELECT AGND 0.5mA
AD558
12 13 GND 14
16 15 GAIN SELECT
b. Output Current Booster Figure 8. Use of VOUT Sense
OPTIMIZING SETTLING TIME
In order to provide single-supply operation and zero-based output voltage ranges, the AD558 output stage has a passive "pull-down" to ground. As a result, settling time for negative going output steps may be longer than for positive-going output steps. The relative difference depends on load resistance and capacitance. If a negative power supply is available, the negative-going settling time may be improved by adding a pulldown resistor from the output to the negative supply as shown in Figure 9. The value of the resistor should be such that, at zero voltage out, current through that resistor is 0.5 mA max.
BIPOLAR OUTPUT RANGES
13
The AD558 was designed for operation from a single power supply and is thus capable of providing only unipolar (0 V to +2.56 V and 0 V to 10 V) output ranges. If a negative supply is -6-
a. 0 V to 2.56 V Output Range
REV. A
AD558
OUTPUT AMP 16 15 14 13 VOUT -V VOUT SENSE VOUT SELECT AGND 0.5mA
ADDRESS BUS 16
16 ADDRESS SELECT PULSE LOGIC
8080A MEMW
CS CE
AD558
VOUT
DB0-DB7
b. 0 V to 10 V Output Range Figure 11. Offset Connection Diagrams
INTERFACING THE AD558 TO MICROPROCESSOR DATA BUSES
8 8 DATA BUS MEMW CE DECODED ADDRESS SELECT PULSE CS
The AD558 is configured to act like a "write only" location in memory that may be made to coincide with a read only memory location or with a RAM location. The latter case allows data previously written into the DAC to be read back later via the RAM. Address decoding is partially complete for either ROM or RAM. Figure 12 shows interfaces for three popular microprocessor systems.
ADDRESS BUS 16 6800 VMA CS VOUT
b. 8080A/AD558 Interface
8 ADDRESS BUS
MA 0 - 7 TPA 1802 MWR
8 ADDRESS LATCH & DECODE CS
AD558
CE DB0-DB7
VOUT
16 ADDRESS DECODER
8 DATA BUS
8
2
R/W 8 CE
AD558
DB0-DB7
CDP 1802: MWR CE DECODED ADDRESS SELECT PULSE CS
c. 1802/AD558 Interface Figure 12. Interfacing the AD558 to Microprocessors
8 DATA BUS R/W CE GATED DECODED ADDRESS CS
a. 6800/AD558 Interface
Performance (typical @ +25 C, V
LSB 1.75 1.50 1.25 1.00 0.75 0.50 0.25 FULL 0 SCALE -0.25 ERROR -0.50 -0.75 -1.00 -55 -25
CC
+5 V to +15 V unless otherwise noted)
ALL AD558 AD558S, T ZERO ERROR
LSB 1/2 1/4
ALL AD558 AD558S, T
0 -55 -1/4 1LSB = 0.39% OF FULL SCALE -25 0 +25 +50 +75 +100 +125 oC
-1/2 0 +25 +50 +75 +100 1LSB = 0.39% OF FULL SCALE +125 oC
Figure 13. Full-Scale Accuracy vs. Temperature Performance of AD558
Figure 14. Zero Drift vs. Temperature Performance of AD558
REV. A
-7-
AD558
mA 16 14 ICC 12 10
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
N (Plastic) Package
4
6
8
10 VCC
12
14
16
18 VOLTS
Figure 15. Quiescent Current vs. Power Supply Voltage for AD558
D (Ceramic) Package
Figure 16. AD558 Settling Characteristics Detail 0 V to 2.56 V Output Range Full-Scale Step
P (PLCC) Package
Figure 18. AD558 Logic Timing
-8-
REV. A
PRINTED IN U.S.A.
Figure 17. AD558 Settling Characteristic Detail 0 V to 10 V Output Range Full-Scale Step
C558f-21-8/87
This datasheet has been download from: www..com Datasheets for electronics components.

▲Up To Search▲

Price & Availability of 5962-8778901EA

	To Download 5962-8778901EA Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .