View MB89613R_323957.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

To Top / Lineup / Index
FUJITSU SEMICONDUCTOR DATA SHEET
DS07-12533-1E
8-bit Proprietary Microcontroller
CMOS
F2MC-8L MB89610R Series
MB89613R/615R
s DESCRIPTION
MB89610R series has been developed as a general-purpose version of the F2MC*-8L family of proprietary 8-bit, single-chip microcontrollers. In addition to the F2MC-8L CPU core which can operate at low voltage but at high speed, the microcontrollers contain peripheral resources such as timers, serial interfaces, and an external interrupt. The MB89610R series is applicable to a wide range of application from welfare products to industrial equipment, including portable devices. *: F2MC stands for FUJITSU Flexible Microcontroller.
s FEATURES
* Various package options Three types of QFP packages (0.5-mm, 0.65-mm, 1-mm pitch) SDIP package * High-speed processing at low voltages Minimum execution time: 0.4 s/3.5 V and 0.8 s/2.7 V * F2MC-8L family CPU core Instruction set optimized for controllers Multiplication and dividion instructions 16-bit arithmetic operations Test and branch instructions Bit manipulation instructions, etc.
(Continued)
s PACKAGES
64-pin Plastic SH-DIP 64-pin Plastic SQFP 64-pin Plastic QFP 64-pin Plastic QFP
(DIP-64P-M01)
(FPT-64P-M03)
(FPT-64P-M06)
(FPT-64P-M09)
To Top / Lineup / Index
MB89610R Series
(Continued) * Four types of timers 8-bit PWM timer (also usable a reload timer) 8-bit pulse-width count timer (Continuous measurement capable, applicable to remote control, etc) 16-bit timer/counter 20-bit time-base timer
* Two serial interfaces Switchable transfer direction allows communication with various equipment. * External interrupt: 4 channels Four channels are independent and capable of wake-up from low-power consumption modes (with an edge detection function). * Low-power consumption modes Stop mode (Oscillation stops to minimize the current consumption.) Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.) * Bus interface function Including hold and ready functions
s PRODUCT LINEUP
Part number
MB89613R
Parameter
MB89615R
MB89P625/W625*1 One-time PROM product/ EPROM product
MB89PV620*1 Pggyback/evaluation product (for evaluation and development) 32 K x 8 bits (external ROM) 1 K x 8 bits
Classification
Mass production product (mask ROM products)
ROM size
16 K x 8 bits (internal PROM, 8 K x 8 bits 16 K x 8 bits programming with (internal mask ROM) (internal mask ROM) general-purpose EPROM programmer) 256 x 8 bits Number of instructions: Instruction bit length: Instruction length: Data bit length: Minimum execution time: Interrupt processing time: Input ports: Output ports (N-ch open-drain): I/O ports (N-ch open-drain): Output ports (CMOS): I/O ports (CMOS): Total: 512 x 8 bits 136 8 bits 1 to 3 bytes 1, 8, 16 bits 0.4 s/10 MHz 3.6 s/10 MHz
RAM size CPU functions
Ports
5 (4 ports also serve as peripherals) 8 8 (4 ports also serve as peripherals) 8 (All also serve as bus control pins) 24 (All also serve as bus pins or peripherals) 53
8-bit PWM timer
8-bit reload timer operation (toggled output capable, operating clock cycle: 0.4 s to 3.3 ms) 8-bit resolution PWM operation (conversion cycle: 10 s to 839 ms)
(Continued)
2
To Top / Lineup / Index
MB89610R Series
(Continued)
Part number Parameter
MB89613R
MB89615R
MB89P625/W625*1
MB89PV620*1
Pulse width count timer
8-bit timer operation (overflow output capable, operating clock cycle: 0.4 s to 12.8 s) 8-bit reload timer operation (toggled output capable, operating clock cycle: 0.4 s to 12.8 s) 8-bit pulse width measurement operation (continuous measurement capable: "H" pulse width/"L" pulse width/from to /from to ) 16-bit timer operation (operating clock cycle: 0.4 s) 16-bit event counter operation (rising edge/falling edge/both edges selectability) 8 bits LSB first/MSB first selectability One clock selectable from four transfer clocks (one external shift clock, three internal shift clocks: 0.8 s, 3.2 s, 12.8 s) Four independent channels (edge selection, interrupt vector, and interrupt source flag) Rising edge/falling edge selectability Used also for wake-up from stop/sleep mode (edge detection is also permitted in stop mode) Sleep mode and stop mode CMOS 2.2 V to 6.0 V 2.7 V to 6.0 V MBM27C256A-20CZ MBM27C256A-20TV
16-bit timer/ counter 8-bit Serial I/O 1 8-bit Serial I/O 2
External interrupt
Standby mode Process Operating voltage*2 EPROM for use
*1: One-time PROM product/EPROM product, and piggyback/evaluation product are applicable to the MB89620 series. *2: Varies with conditions such as the operating frequency (See section "s Electrical Characteristics.") In the case of the MB89PV620, the voltage varies with the restrictions the ICE or EPROM for use.
s PACKAGE AND CORRESPONDING PRODUCTS
Package DIP-64P-M01 DIP-64C-A06 FPT-64P-M03 FPT64P-M06 FPT-64P-M09 MDP-64C-P02 MQF-64C-P01 : Available x x x : Not available x x x x x* x* x x* x x MB89613R MB89615R MB89P625 MB89W625 x MB89PV620 x x x* x x*
* : Lead pitch converter sockets (manufacturer: Sun Hayato Co., Ltd.) are available. 64SD-64SQF-8L: For conversion from DIP-64P-M01 or DIP-64C-A06 to FPT-64P-M03 64SD-64QF2-8L: For conversion from DIP-64P-M01 or DIP-64C-A06 to FPT-64P-M09 Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760 Notes: * For more information about each package, see section "s Package Dimensions." * One-time PROM product/EPROM product, and piggyback/evaluation product are applicable to the MB89620 series. 3
To Top / Lineup / Index
MB89610R Series
s DIFFERENCES AMONG PRODUCTS
1. Memory Size
Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points: * On the MB89613R, the upper half of the register bank cannot be used. * The stack area, etc., is set at the upper limit of the RAM. * External area is used.
2. Current Consumption
* In the case of the MB89PV620, add the current consumed by the EPROM which is connected to the top socket. * When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than a product with a mask ROM. * However, the current consumption in sleep/stop modes is the same. (For more information, see sections "s Electrical Characteristics" and "s Example Characteristics."
3. Mask Options
Functions that can be selected as options and how to designate these options vary by the product. Before using options check section "s Mask Options." Take particular care on the following points: * Pull-up resistor cannot be set for P40 to P47 on the MB89P625 and MB89W625. * Options are fixed on the MB89PV620.
4. Differences between the MB89610 and MB89610R Series
* Memory access area Memory access area of both the MB89615 and MB89615R is the same. The access area of the MB89613 is different from that of the MB89613R when using in external bus mode. See below. Address 0000H to 007FH 0080H to 017FH 0180H to 027FH 0280H to BFFFH C000H to DFFFH E000H to FFFFH ROM area External area I/O area RAM area Memory area MB89613 I/O area RAM area Access prohibited External area Access prohibited ROM area MB89613R
* Other specifications Both the MB89610 and MB89610R is the same. * Electrical specifications/electrical characteristics Electrical specifications of the MB89610R series are the same with that of the MB89610 series. For electrical characteristics, refer to the MB89620R series data sheet.
4
To Top / Lineup / Index
MB89610R Series
s CORRESPONDENCE BETWEEN THE MB89610 AND MB89610R SERIES
* The MB89610R series is the reduction version of the MB89610 series. * The MB89610 and MB89610R series consist of the following products: MB89610 series MB89610R series MB89613 MB89613R MB89615 MB89615R
5
To Top / Lineup / Index
MB89610R Series
s PIN ASSIGNMENT
(Top view) P36/WTO P37/PTO P40 P41 P42 P43 P44/BZ P45/SCK2 P46/SO2 P47/SI2 P50 P51 P52 P53 P54 P55 P56 P57 VCC N.C. VSS P60/INT0 P61/INT1 P62/INT2 P63/INT3 P64 RST MOD0 MOD1 X0 X1 VSS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 (DIP-64P-M01) 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 VCC P35/PWC P34/EC P33/SI1 P32/SO1 P31/SCK1 P30 VSS P00/AD0 P01/AD1 P02/AD2 P03/AD3 P04/AD4 P05/AD5 P06/AD6 P07/AD7 P10/A08 P11/A09 P12/A10 P13/A11 P14/A12 P15/A13 P16/A14 P17/A15 P20/BUFC P21/HAK P22/HRQ P23/RDY P24/CLK P25/WR P26/RD P27/ALE
(Top view) P45/SCK2 P44/BZ P43 P42 P41 P40 P37/PTO P36/WTO VCC P35/PWC P34/EC P33/SI1 P32/SO1 P31/SCK1 P30 VSS P46/SO2 P47/SI2 P50 P51 P52 P53 P54 P55 P56 P57 VCC N.C. VSS P60/INT0 P61/INT1 P62/INT2 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
P00/AD0 P01/AD1 P02/AD2 P03/AD3 P04/AD4 P05/AD5 P06/AD6 P07/AD7 P10/A08 P11/A09 P12/A10 P13/A11 P14/A12 P15/A13 P16/A14 P17/A15
6
P63/INT3 P64 RST MOD0 MOD1 X0 X1 VSS P27/ALE P26/RD P25/WR P24/CLK P23/RDY P22/HRQ P21/HAK P20/BUFC (FPT-64P-M03) (FPT-64P-M09)
To Top / Lineup / Index
MB89610R Series
(Top view) P44/BZ P43 P42 P41 P40 P37/PTO P36/WTO VCC P35/PWC P34/EC P33/SI1 P32/SO1 P31/SCK1 P45/SCK2 P46/SO2 P47/SI2 P50 P51 P52 P53 P54 P55 P56 P57 VCC N.C. VSS P60/INT0 P61/INT1 P62/INT2 P63/INT3 P64 64 63 62 61 60 59 58 57 56 55 54 53 52
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
P30 VSS P00/AD0 P01/AD1 P02/AD2 P03/AD3 P04/AD4 P05/AD5 P06/AD6 P07/AD7 P10/A08 P11/A09 P12/A10 P13/A11 P14/A12 P15/A13 P16/A14 P17/A15 P20/BUFC
RST MOD0 MOD1 X0 X1 VSS P27/ALE P26/RD P25/WR P24/CLK P23/RDY P22/HRQ P21/HAK (FPT-64P-M06)
7
To Top / Lineup / Index
MB89610R Series
s PIN DESCRIPTION
Pin no. SH-DIP*1, MDIP*2 30 31 28 29 27 QFP1*3 MQFP*4 23 24 21 22 20 SQFP*5 QFP2*6 22 23 20 21 19 Pin name X0 X1 MOD0 MOD1 RST C B Operating mode selection pins Connected directly to VCC or VSS. Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L". General-purpose I/O ports When an external bus is used, these ports function as multiplex pins of lower addresses output and data I/O. General-purpose I/O ports When an external bus is used, these ports function as upper addresses output. General-purpose output-only port When an external bus is used, this port can also be used as a buffer control output by setting of BCTR. General-purpose output-only port When an external bus is used, this port can also be used as a hold acknowledge output by setting of BCTR. General-purpose output-only port When an external bus is used, this port can also be used as a hold request input by setting of BCTR. General-purpose output-only port When an external bus is used, this port functions as a ready input. General-purpose output-only port When an external bus is used, this port functions as a clock output. General-purpose output-only port When an external bus is used, this port functions as a write signal output. General-purpose output-only port When an external bus is used, this port functions as a read signal output. General-purpose output-only port When an external bus is used, this port functions as an address latch signal output. Circuit type A Crystal oscillator pins Function
56 to 49
49 to 42
48 to 41 P00/AD0 to P07/AD7 40 to 33 P10/A08 to P17/A15 32 P20/BUFC
D
48 to 41
41 to 34
D
40
33
F
39
32
31
P21/HAK
F
38
31
30
P22/HRQ
D
37
30
29
P23/RDY
D
36
29
28
P24/CLK
F
35
28
27
P25/WR
F
34
27
26
P26/RD
F
33
26
25
P27/ALE
F
*1: DIP-64P-M01, DIP-64C-A06 *2: MDP-64C-P02 *3: FPT-64P-M06
*4: MQP-64C-P01 *5: FPT-64P-M03 *6: FPT64P-M09
(Continued)
8
To Top / Lineup / Index
MB89610R Series
(Continued)
Pin no. SH-DIP , MDIP*2 58 59
*1
QFP1*3 MQFP*4 51 52
SQFP*5 QFP2*6 50 51
Pin name P30 P31/SCK1
Circuit type E E
Function General-purpose I/O port This port is a hysteresis input type. General-purpose I/O port Also serves as the clock I/O for the 8-bit serial I/O 1. This port is a hysteresis input type. General-purpose I/O port Also serves as the data output for the 8-bit serial I/O 1. This port is a hysteresis input type. General-purpose I/O port Also serves as the data input for the 8-bit serial I/O 1. This port is a hysteresis input type. General-purpose I/O port Also serves as the external clock input for the 16-bit timer/counter. This port is a hysteresis input type. General-purpose I/O port Also serves as the measured pulse input for the 8-bit pulse width count timer. This port is a hysteresis input type. General-purpose I/O port Also serves as the toggle output for the 8-bit pulse width count timer. This port is a hysteresis input type. General-purpose I/O port Also serves as the toggle output for the 8-bit PWM timer. This port is a hysteresis input type. N-ch open-drain I/O ports This port is a hysteresis input type. N-ch open-drain I/O port Also serves as the buzzer output. This port is a hysteresis input type. N-ch open-drain I/O port Also serves as the clock I/O for the 8-bit serial I/O 2. This port is a hysteresis input type. N-ch open-drain I/O port Also serves as the data output for the 8-bit serial I/O 2. This port is a hysteresis input type. N-ch open-drain I/O port Also serves as the data input for the 8-bit serial I/O 2. This port is a hysteresis input type. N-ch open-drain output-only ports
60
53
52
P32/SO1
E
61
54
53
P33/SI1
E
62
55
54
P34/EC
E
63
56
55
P35/PWC
E
1
58
57
P36/WTO
E
2
59
58
P37/PTO
E
3 to 6 7
60 to 63 64
59 to 62 P40 to P43 63 P44/BZ
G G
8
1
64
P45/SCK2
G
9
2
1
P46/SO2
G
10
3
2
P47/SI2
G
11 to 18
4 to 11
3 to 10
P50 to P57
H
*1: DIP-64P-M01, DIP-64C-A06 *2: MDP-64C-P02 *3: FPT-64P-M06
*4: MQP-64C-P01 *5: FPT-64P-M03 *6: FPT64P-M09
(Continued)
9
To Top / Lineup / Index
MB89610R Series
(Continued)
Pin no. SH-DIP , MDIP*2 22 to 25
*1
QFP1*3 MQFP*4 15 to 18
SQFP*5 QFP2*6
Pin name
Circuit type I
Function General-purpose input-only ports Also serve as external interrupt input. This port is a hysteresis input type. General-purpose input-only ports This port is a hysteresis input type. Power supply pin Power supply (GND) pin Internally connected pin Be sure to leave it open.
14 to 17 P60/INT0 to P63/INT3 18 11, 56 13, 24, 49 12 P64 VCC VSS N.C.
26 19, 64 21, 32, 57 20
19 12, 57 14, 25, 50 13
I -- -- --
*1: DIP-64P-M01, DIP-64C-A06 *2: MDP-64C-P02 *3: FPT-64P-M06
*4: MQP-64C-P01 *5: FPT-64P-M03 *6: FPT64P-M09
10
To Top / Lineup / Index
MB89610R Series
s I/O CIRCUIT TYPE
Type A
X1
Circuit
Remarks * At oscillation feedback resistor of approximately 1 M/5.0 V
X0
Standby control signal
B C
R P-ch
* At oscillation feedback resistor of approximately 50 k/5.0 V * CMOS hysteresis input
N-ch
D
R P-ch
* CMOS output * CMOS input
N-ch
* Pull-up resistor optional (except P22 and P23) E
R P-ch
* CMOS output * Hysteresis input
N-ch
* Pull-up resistor optional F
P-ch
* CMOS output
N-ch
(Continued)
11
To Top / Lineup / Index
MB89610R Series
(Continued)
Type G
R
Circuit
Remarks * N-ch open-drain output * Hysteresis input
P-ch N-ch
* Pull-up resistor optional H
R
* N-ch open-drain output
P-ch N-ch Analog input
* Pull-up resistor optional I
R
* Hysteresis input
* Pull-up resistor optional
12
To Top / Lineup / Index
MB89610R Series
s HANDLING DEVICES
1. Preventing Latchup
Latchup may occur on CMOS ICs if voltage higher than VCC or lower than VSS is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "s Electrical Characteristics" is applied between VCC and VSS. When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings. Also, take care to prevent the analog power supply (AVCC and AVR) and analog input from exceeding the digital power supply (VCC) when the analog system power supply is turned on and off.
2. Treatment of Unused Input Pins
Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.
3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters
Connect to be AVCC = DAVC = VCC and AVSS = AVR = VSS even if the A/D and D/A converters are not in use.
4. Treatment of N.C. Pins
Be sure to leave (internally connected) N.C. pins open.
5. Power Supply Voltage Fluctuations
Although VCC power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that VCC ripple fluctuations (P-P value) will be less than 10% of the standard VCC value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.
6. Precautions when Using an External Clock
Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.
13
To Top / Lineup / Index
MB89610R Series
s BLOCK DIAGRAM
X0 X1
Oscillator
20-bit time-base timer
Clock controller 8-bit PWM timer RS T Reset circuit (WDT) 8-bit pulse width count timer Port 3 P37/PTO
P 3 6 / WT O P 3 5 / P WC
P0 0/AD0 to P07 /AD7 P1 0/A0 8 to P17 /A15 MOD0 MOD1 P2 7/AL E P2 6/RD P2 5/WR P2 4/CL K P2 3/RD Y P2 2/HR Q P2 1/HA K P2 0/BU FC
8
Port 0 and port 1
CMOS I/O port 16-bit timer/counter
P34/EC
8
Internal bus
8-bit serial I/O 1
P33/SI1 P32/SO1 P31/SCK1 P30
External bus interface
CMOS I/O port
8-bit serial I/O 2 Port 4
P47/SI2 P46/SO2 P45/SCK2 P44/BZ 4 P40 to P43
Port 2
CMOS output port
Buzzer output
N-ch open-drain I/O port 8 RAM N-ch open-drain output port
P50 to P57
Port 6
CPU F 2 M C- 8L
External interrupt
4
4
P60/INT0 to P63/INT3 P64
Input port RO M
14
To Top / Lineup / Index
MB89610R Series
s CPU CORE
1. Memory Space
The microcontrollers of the MB89610 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89610 series is structured as illustrated below. Memory Space
MB89PV620 I/O 0080H RAM 1 KB Register 0200H 0480H External area 8000H External area External area 0280H 0080H RAM 256 B 0100H Register 0180H *2 0200H 0100H Register MB89613 I/O 0080H RAM 512 B MB89615 MB89P625 MB89W625 I/O
0000H
0000H
0000H
0100H
C000H External ROM*1 32 KB E000H ROM* 8 KB FFFFH FFFFH *2
C000H
ROM*1 16 KB
FFFFH
*1: The ROM area is an external area depending on the mode. *2: Access to this area is prohibited in external bus mode.
15
To Top / Lineup / Index
MB89610R Series
2. Registers
The F2MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided: Program counter (PC): Accumulator (A): Temporary accumulator (T): Index register (IX): Extra pointer (EP): Stack pointer (SP): Program status (PS): A 16-bit register for indicating instruction storage positions A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used. A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used. A 16-bit register for index modification A 16-bit pointer for indicating a memory address A 16-bit register for indicating a stack area A 16-bit register for storing a register pointer, a condition code
Initial value : Program counter : Accumulator : Temporary accumulator : Index register : Extra pointer : Stack pointer : Program status FFFDH Undefined Undefined Undefined Undefined Undefined I-flag = 0, IL1, IL0 = 11 Other bits are undefined.
16 bits PC A T IX EP SP PS
The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.) Structure of the Program Status Register
15 PS
14
13 RP
12
11
10
9
8
7 H
6 I
5
4
3 N
2 Z
1 V
0 C
Vacancy Vacancy Vacancy
IL1, 0
RP
CCR
16
To Top / Lineup / Index
MB89610R Series
The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below. Rule for Conversion of Actual Addresses of the General-purpose Register Area
RP
Lower OP codes b1 b0
"0" "0" "0" "0" "0" "0" "0" "1" R4 R3 R2 R1 R0 b2
Generated addresses A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt. H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions. I-flag: IL1, 0: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset. Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit. IL1 0 0 1 1 IL0 0 1 0 1 Interrupt level 1 2 3 Low = no interrupt High-low High
N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0. Z-flag: V-flag: Set when an arithmetic operation results in 0. Cleared otherwise. Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.
C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.
17
To Top / Lineup / Index
MB89610R Series
The following general-purpose registers are provided: General-purpose registers: An 8-bit register for storing data The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89610. In the MB89613, there are 16 banks in internal RAM. The remaining 16 banks can be extended externally by allocating an external RAM to addresses 0180H to 01FFH using an external circuit. The bank currently being in use is indicated by the register bank pointer (RP). Note: The number of register banks that can be used varies with the RAM size. Up to a total of 32 banks can be used on other than the MB89615. Register Bank Configuration
This address = 0100H + 8 x (RP) R0 R1 R2 R3 R4 R5 R6 R7 32 banks Memory area
18
To Top / Lineup / Index
MB89610R Series
s I/O MAP
Address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH (R/W) (R/W) (R/W) (R/W) SMR1 SDR1 SMR2 SDR2 (R/W) (R/W) (R/W) TMCR TCHR TCLR (R/W) (W) (R/W) (R/W) (R/W) (R) (R/W) (W) (R/W) (R/W) (R/W) PDR3 DDR3 PDR4 BZCR PDR5 PDR6 CNTR COMR PCR1 PCR2 RLBR (R/W) (R/W) (R/W) STBC WDTC TBTC Read/write (R/W) (W) (R/W) (W) (R/W) (R/W) Register name PDR0 DDR0 PDR1 DDR1 PDR2 BCTR Register description Port 0 data register Port 0 data direction register Port 1 data register Port 1 data direction register Port 2 data register External bus control register Vacancy Vacancy Standby control register Watchdog timer control register Time-base timer control register Vacancy Port 3 data register Port 3 data direction register Port 4 data register Buzzer register Port 5 data register Port 6 data register PWM control register PWM compare register PWC pulse width control register 1 PWC pulse width control register 2 PWM reload buffer register Vacancy 16-bit timer control register 16-bit timer count resister (H) 16-bit timer count register (L) Vacancy Serial I/O 1 mode register Serial I/O 1 data register Serial I/O 2 mode register Serial I/O 2 data register
(Continued)
19
To Top / Lineup / Index
MB89610R Series
(Continued)
Address 20H to 23H 21H 25H 26H to 7BH 7CH 7DH 7EH 7FH Note: Do not use vacancies. (W) (W) (W) ILR1 ILR2 ILR3 (R/W) (R/W) EIC1 EIC2 Read/write Register name Vacancy External interrupt control register 1 External interrupt control register 2 Vacancy Interrupt level setting register 1 Interrupt level setting register 2 Interrupt level setting register 3 Vacancy Register description
20
To Top / Lineup / Index
MB89610R Series
s ELECTRICAL CHARACTERISTICS
1. Absolute Maximum Rating
(VSS = 0.0 V) Parameter Power supply voltage Input voltage Output voltage "L" level maximum output current "L" level average output current "L" level total maximum output current "L" level total average output current "H" level maximum output current "H" level average output current "H" level total maximum output current "H" level total average output current Power consumption Operating temperature Storage temperature * : VI and VO must not exceed VCC + 0.3 V. Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Symbol VCC VI VI2 VO VO2 IOL IOLAV IOL IOLAV IOH IOHAV IOH IOHAV PD TA Tstg Value Min. VSS - 0.3 VSS - 0.3 VSS - 0.3 VSS - 0.3 VSS - 0.3 -- -- -- -- -- -- -- -- -- -40 -55 Max. VSS + 7.0 VCC + 0.3 VSS + 7.0 VCC + 0.3 VSS + 7.0 20 4 100 40 -20 -4 -50 -20 300 +85 +150 Unit V V V V V mA mA mA mA mA mA mA mA mW C C Average value (operating current x operating rate) Average value (operating current x operating rate) Average value (operating current x operating rate) Average value (operating current x operating rate) Except P40 to P47* P40 to P47 Except P40 to P47* P40 to P47 Remarks
21
To Top / Lineup / Index
MB89610R Series
2. Recommended Operating Conditions
(VSS = 0.0 V) Parameter Symbol Value Min. 2.2* Power supply voltage VCC 1.5 Operating temperature TA -40 6.0 +85 V C Max. 6.0* Unit V Remarks Normal operation assurance range* MB89613R/615R Retains the RAM state in stop mode
* : These values vary with the operating frequency. See Figure 1.
6
5 Operating voltage (V) Operation assurance range 4
3
2
1
1.0
2.0
3.0
4.0
5.0
6.0
7.0
8.0
9.0
10.0
Clock operating frequency (when instruction cycle = 4/FC) (MHz) 4.0 2.0 1.3 1.0 0.8 0.66 0.57 0.5 0.44 0.4
Minimum execution time (instruction cycle) (s) Note: The shaded area is assured only for the MB89613R/615R.
Figure 1
Operating Voltage vs. Clock Operating Frequency
Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/FC.
22
To Top / Lineup / Index
MB89610R Series
3. DC Characteristics
(VCC = +5.0 V, VSS = 0.0 V, TA = -40C to +85C) Value Unit Remarks Min. Typ. Max. 0.7 VCC -- VCC + 0.3 V
Parameter
Symbol
Pin P00 to P07, P10 to P17, P22, P23 RST, MOD0, MOD1, P30 to P37, P60 to P64 P40 to P47 P00 to P07, P10 to P17, P22 to P23 RST, MOD0, MOD1, P30 to P37, P40 to P47, P60 to P64 P50 to P57 P40 to P47 P00 to P07, P10 to P17, P20 to P27, P30 to P37 P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57 RST P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P64, MOD0, MOD1 P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P64, RST
Condition
VIH "H" level input voltage
--
VIHS VIH2 VIL
-- -- --
0.8 VCC 0.8 VCC VSS - 0.3
-- -- --
VCC + 0.3 VSS + 6.0 0.3 VCC
V V V
"L" level input voltage VILS
--
VSS - 0.3
--
0.2 VCC
V
Open-drain output pin application voltage "H" level output voltage
VD VD2
-- --
VSS - 0.3 VSS - 0.3
-- --
VCC + 0.3 VSS + 6.0
V V
VOH
IOH = -2.0 mA
4.0
--
--
V
"L" level output voltage
VOL
IOL = +4.0 mA
--
--
0.4
V
VOL2 Input leakage current (Hi-z output leakage current)
--
--
0.4
V
ILI1
0.0 V < VI < VCC
--
--
5
A
Without pull-up resistor
Pull-up resistance
RPULL
VI = 0.0 V
25
50
100
k
(Continued)
23
To Top / Lineup / Index
MB89610R Series
(Continued)
(VCC = +5.0 V, VSS = 0.0 V, TA = -40C to +85C) Parameter Symbol Pin Condition FC = 10 MHz tinst*2 = 0.4 s Normal operation mode VCC ICCS ICCH Input capacitance CIN Other than VCC and VSS FC = 10 MHz tinst*2 = 0.4 s Sleep mode TA = +25C Stop mode f = 1 MHz Value Min. -- Typ. 9 Max. 15 Unit Remarks
ICC Power supply voltage*1
mA
MB89613R/615R
-- -- --
3 -- 10
4 1 --
mA A pF
*1: In the case of the MB89PV620, the current consumed by the connected EPROM and ICE is not included. The power supply current is measured at the external clock. *2: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."
24
To Top / Lineup / Index
MB89610R Series
3. AC Characteristics
(1) Reset Timing (VCC = +5.0 V 10%, VSS = 0.0 V, TA = -40C to +85C) Value Condition Unit Remarks Min. Max. -- 16 tXCYL* -- ns
Parameter RST "L" pulse width
Symbol tZLZH
* : tXCYL is the oscillation cycle (1/FC) to input to the X0 pin.
tZLZH RST 0.2 VCC 0.2 VCC
(2) Power-on Reset (VCC = +5.0 V 10%, VSS = 0.0 V, TA = -40C to +85C) Parameter Power supply rising time Power supply cut-off time Symbol tR -- tOFF 1 -- ms Condition Value Min. -- Max. 50 Unit ms Remarks Power-on reset function only Due to repeated operation
Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.
tR 2.0 V 0.2 V
tOFF
VCC
0.2 V
0.2 V
25
To Top / Lineup / Index
MB89610R Series
(3) Clock Timing (VSS = 0.0 V, TA = -40C to +85C) Parameter Clock frequency Clock cycle time Input clock pulse width Input clock rising/falling time Symbol FC tXCYL PWH PWL tCR tCF Pin X0, X1 X0, X1 X0 X0 Condition -- -- -- -- Value Min. 1 100 20 -- Max. 10 1000 -- 10 Unit MHz ns ns ns External clock External clock Remarks
X0 and X1 Timing and Conditions
tXCYL PWH tCR 0.8 VCC X0 0.2 VCC 0.2 VCC 0.2 VCC 0.8 VCC tCF PWL
Clock Conditions
When a crystal or ceramic oscillator is used
When an external clock is used
X0
X1
X0
X1 Open
(4) Instruction Cycle Parameter Instruction cycle (minimum execution time) Symbol tinst Value (typical) 4/FC Unit s Remarks tinst = 0.4 s when operating at FC = 10 MHz
26
To Top / Lineup / Index
MB89610R Series
(5) Clock Output Timing (VCC = +5.0 V10%, VSS = 0.0 V, TA = -40C to +85C) Values Unit Remarks Min. Max. 200 CLK CLK CLK tCHCL -- 30 100 ns -- ns tXCYL x 2 at 10 MHz oscillation Approx. tCYC/2 at 10 MHz oscillation
Parameter Cycle time
Symbol tCYC
Pin
Condition
tCYC tCHCL 2.4 V CLK 0.8 V 2.4 V
27
To Top / Lineup / Index
MB89610R Series
(6) Bus Read Timing (VCC = +5.0 V10%, FC = 10 MHz, VSS = 0.0 V, TA = -40C to +85C) Value Condition Unit Remarks Min. Max. 1/4 tinst* - 64 ns 1/2 tinst* - 20 ns -- -- 0 -- 1/4 tinst* - 40 ns 1/4 tinst* - 40 ns 1/4 tinst* - 40 ns 0 -5 5 -- -- 1/2 tinst* 1/2 tinst* - 80 ns -- -- -- -- -- -- -- s s s s ns s s s ns s s No wait No wait
Parameter
Symbol
Pin
Valid address RD tAVRL time RD pulse width Valid address read data time tRLRH tAVDV
RD, A15 to 08 AD7 to 0 RD AD7 to 0, A15 to 08 RD, AD7 to 0 AD7 to 0, RD RD, ALE RD, A15 to 08 RD, CLK RD, BUFC A15 to 08, AD7 to 0, BUFC
RD read data time tRLDV RD data hold time tRHDX RD ALE time RD address invalid time RD CLK time CLK RD time RD BUFC time BUFC valid address time tRHLH tRHAX tRLCH tCLRH tRLBL tBHAV
* : For information on tinst, see "(4), Instruction Cycle."
CLK
2.4 V 0.8 V
tRHLH ALE 0.8 V
2.4 V AD 0.8 V tAVDV 2.4 V A 0.8 V tAVRL tRLDV tRLRH RD 0.8 V tRLBL tRLCH
0.7 VCC 0.3 VCC
0.7 VCC 0.3 VCC tRHDX 2.4 V tCLRH 0.8 V tRHAX
2.4 V 0.8 V
2.4 V 0.8 V
2.4 V tRHAV 2.4 V
BUFC 0.8 V
28
To Top / Lineup / Index
MB89610R Series
(7) Bus Write Timing (VCC = +5.0 V10%, FC = 10 MHz, VSS = 0.0 V, TA = -40C) Parameter Valid address ALE time Symbol tAVLL Pin Condition Value Min. 1/4 tinst* - 64 ns*2 5*2 1/4 tinst* - 60 ns*2 1/2 tinst* - 20 ns*2 1/2 tinst* - 60 ns*2 -- tWHAX WR, A15 to 08 AD7 to 0, WR WR, ALE WR, CLK WR, CLK ALE ALE, CLK 1/4 tinst* - 40 ns*2 1/4 tinst* - 40 ns*2 1/4 tinst - 40 ns 1/4 tinst - 40 ns 0 1/4 tinst* - 35 ns*2 1/4 tinst - 30 ns
* *2 * * *2 *2
Max. -- -- -- -- -- -- -- -- -- -- -- --
Unit s ns s s s s s s s ns s s
Remarks
ALE time address tLLAX invalid time Valid address WR tAVWL time WR pulse width Write data WR time WR address invalid time WR ALE time WR CLK time CLK WR time ALE pulse width ALE CLK time tWLWH tDVWH
AD7 to 0, ALE, A15 to 08
WR, ALE WR AD7 to 0, WR
WR data hold time tWHDX tWHLH tWLCH tCLWH tLHLL tLLCH
*1: For information on tinst, see "(4) Instruction Cycle." *2: These characteristics are also applicable to the bus read timing.
CLK tLHLL ALE 2.4 V 0.8 V tAVLL 2.4 V 2.4 V AD 0.8 V 0.8 V 0.8 V tLLAX 2.4 V tLLCH
2.4 V
tWHLH 0.8 V
2.4 V 0.8 V tDVWH tWHDX 2.4 V tCLWH 0.8 V tWHAX tWLWH
2.4 V A 0.8 V tAVWL tWLCH
WR 0.8 V
2.4 V
29
To Top / Lineup / Index
MB89610R Series
(8) Ready Input Timing (VCC = +5.0 V10%, FC = 10 MHz, VSS = 0.0 V, TA = -40C to +85C) Parameter RDY valid CLK time CLK RDY invalid time Symbol tYVCH tCHYX Pin RDY, CLK Condition -- Values Min. 60 0 Max. -- -- Unit ns ns * * Remarks
* : These characteristics are also applicable to the read cycle.
CLK
2.4 V
2.4 V
ALE
AD
Address
Data
A
WR tYVCH tCHYX 2.4 V RDY 0.8 V 0.8 V tYVCH tCHYX Note: The bus cycle is also extended in the read cycle in the same manner. 2.4 V
30
To Top / Lineup / Index
MB89610R Series
(9) Serial I/O Timing (VCC = +5.0 V10%, FC = 10 MHz, VSS = 0.0 V, TA = -40C to +85C) Parameter Serial clock cycle time SCK1 SO1 time SCK2 SO2 time Symbol tSCYC tSLOV Pin SCK1, SCK2 SCK1, SO1 SCK2, SO2 SCK1, SI1 SCK2, SI2 SI1, SCK1 SI2, SCK2 SCK1, SCK2 SCK1, SO1 SCK2, SO2 SCK1, SI1 SCK2, SI2 SI1, SCK1 SI2, SCK2 External shift clock mode Internal shift clock mode Condition Value Min. 2 tinst* -200 1/2 tinst* 1/2 tinst* 1 tinst* 1 tinst* 0 1/2 tinst* 1/2 tinst* Max. -- 200 -- -- -- -- 200 -- -- Unit s ns s s s s ns s s Remarks
SCK1 valid SI1 hold time tSHIX SCK2 valid SI2 hold time Valid SI1 SCK1 Valid SI2 SCK2 Serial clock "H" pulse width Serial clock "L" pulse width SCK SO1 time SCK2 SO2 time tIVSH tSHSL tSLSH tSLOV
SCK1 valid SI1 hold time tSHIX SCK2 valid SI2 hold time Valid SI1 SCK1 Valid SI2 SCK2 tIVSH
* : For information on tinst, see "(4) Instruction Cycle."
31
To Top / Lineup / Index
MB89610R Series
Internal Shift Clock Mode
tSCYC
SCK1 SCK2 0.8 V
2.4 V 0.8 V
tSLOV 2.4 V 0.8 V
SO1 SO2
t IVSH SI1 SI2 0.8 Vcc 0.2 Vcc
tSHIX 0.8 Vcc 0.2 Vcc
External Shift Clock Mode
tSLSH
tSHSL
SCK1 SCK2 0.2 VCC 0.2 VCC
0.8 VCC
0.8 VCC
tSLOV 2.4 V 0.8 V
SO1 SO2
tIVSH SI1 SI2 0.8 VCC 0.2 VCC
tSHLX 0. 8 VCC 0.2 VCC
32
To Top / Lineup / Index
MB89610R Series
(10) Peripheral Input Timing (VCC = +5.0 V 10%, VSS = 0.0 V, TA = -40C to +85C) Parameter Peripheral input "H" level pulse width 1 Peripheral input "L" level pulse width 2 Symbol tILIH1 tIHIL1 Pin Condition Value Min. 2 tinst* -- 2 tinst* -- s Max. -- Unit s Remarks
PWC, EC, INT0 to INT3
* : For information on tinst, see "(4) Instruction Cycle."
tIHIL1
tILIH1
PWC, EC, INT0 to 3
0.8 VCC 0.2 VCC 0.2 VCC
0.8 VCC
33
To Top / Lineup / Index
MB89610R Series
s EXAMPLE CHARACTERISTICS
(1) "L" Level Output Voltage (2) "H" Level Output Voltage
VOL (V) 0.5
VOL vs. IOL
VCC = 2.5 V TA = +25C VCC = 3.0 V
VCC - VOH (V) 1.0 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0.0 0.0
VCC - VOH vs. IOH
VCC = 2.5 V TA = +25C
0.4 0.3 0.2 0.1 0.0 VCC = 4.0 V VCC = 5.0 V VCC = 6.0 V
VCC = 3.0 V VCC = 4.0 V VCC = 5.0 V VCC = 6.0 V
0
1
2
3
4
5
6
7
8
9
10 IOL (mA)
-0.5
-1.0
-1.5
-2.0
-2.5
-3.0 IOH (mA)
(3)
"H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)
(4)
"H" level Input Voltage/"L" Level Input Voltage (Hysteresis Input)
VIN (V) 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0.0 0 1 2
VIN vs. VCC
TA = +25C VIN (V) 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 3 4 5 6 7 VCC (V) 0.0 0 1 2
VIN vs. VCC
TA = +25C
VIHS VILS
3
4
5
6
7 VCC (V)
VIHS: Threshold when input voltage in hysteresis characteristics is set to "H" level VILS: Threshold when input voltage in hysteresis characteristics is set to "L" level
34
To Top / Lineup / Index
MB89610R Series
(5) Power Supply Current (External Clock)
ICC vs. VCC
ICC (mA) 16 TA = +25C 14 12 10 8 FC = 4 MHz 6 4 2 0 1 2 3 4 5 6 7 VCC (V) FC = 1 MHz 2 FC = 10 MHz FC = 8 MHz 3 4 ICCS (mA) 5
ICCS vs. VCC
TA = +25C FC = 10 MHz FC = 8 MHz
FC = 4 MHz 1 FC = 1 MHz 0 1 2 3 4 5 6 7 VCC (V)
(6) Pull-up Resistance
RPULL vs. VCC
RPULL (k) 1000 TA = +25C
100
10
1
2
3
4
5
6 VCC (V)
35
To Top / Lineup / Index
MB89610R Series
s INSTRUCTIONS
Execution instructions can be divided into the following four groups: * * * * Transfer Arithmetic operation Branch Others
Table 1 lists symbols used for notation of instructions. Table 1 Instruction Symbols Symbol dir off ext #vct #d8 #d16 dir: b rel @ A AH AL T TH TL IX Direct address (8 bits) Offset (8 bits) Extended address (16 bits) Vector table number (3 bits) Immediate data (8 bits) Immediate data (16 bits) Bit direct address (8:3 bits) Branch relative address (8 bits) Register indirect (Example: @A, @IX, @EP) Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.) Upper 8 bits of accumulator A (8 bits) Lower 8 bits of accumulator A (8 bits) Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.) Upper 8 bits of temporary accumulator T (8 bits) Lower 8 bits of temporary accumulator T (8 bits) Index register IX (16 bits) Meaning
(Continued)
36
To Top / Lineup / Index
MB89610R Series
(Continued)
Symbol EP PC SP PS dr CCR RP Ri x (x) (( x )) Extra pointer EP (16 bits) Program counter PC (16 bits) Stack pointer SP (16 bits) Program status PS (16 bits) Accumulator A or index register IX (16 bits) Condition code register CCR (8 bits) Register bank pointer RP (5 bits) General-purpose register Ri (8 bits, i = 0 to 7) Indicates that the very x is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.) Indicates that the contents of x is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.) The address indicated by the contents of x is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.) Meaning
Columns indicate the following: Mnemonic: ~: #: Operation: TL, TH, AH: Assembler notation of an instruction Number of instructions Number of bytes Operation of an instruction A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following: * "-" indicates no change. * dH is the 8 upper bits of operation description data. * AL and AH must become the contents of AL and AH immediately before the instruction is executed. * 00 becomes 00. N, Z, V, C: OP code: An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag. Code of an instruction. If an instruction is more than one code, it is written according to the following rule: Example: 48 to 4F This indicates 48, 49, ... 4F.
37
To Top / Lineup / Index
MB89610R Series
Table 2 Mnemonic MOV dir,A MOV @IX +off,A MOV ext,A MOV @EP,A MOV Ri,A MOV A,#d8 MOV A,dir MOV A,@IX +off MOV A,ext MOV A,@A MOV A,@EP MOV A,Ri MOV dir,#d8 MOV @IX +off,#d8 MOV @EP,#d8 MOV Ri,#d8 MOVW dir,A MOVW @IX +off,A MOVW ext,A MOVW @EP,A MOVW EP,A MOVW A,#d16 MOVW A,dir MOVW A,@IX +off MOVW A,ext MOVW A,@A MOVW A,@EP MOVW A,EP MOVW EP,#d16 MOVW IX,A MOVW A,IX MOVW SP,A MOVW A,SP MOV @A,T MOVW @A,T MOVW IX,#d16 MOVW A,PS MOVW PS,A MOVW SP,#d16 SWAP SETB dir: b CLRB dir: b XCH A,T XCHW A,T XCHW A,EP XCHW A,IX XCHW A,SP MOVW A,PC ~ 3 4 4 3 3 2 3 4 4 3 3 3 4 5 4 4 4 5 5 4 2 3 4 5 5 4 4 2 3 2 2 2 2 3 4 3 2 2 3 2 4 4 2 3 3 3 3 2 # 2 2 3 1 1 2 2 2 3 1 1 1 3 3 2 2 2 2 3 1 1 3 2 2 3 1 1 1 3 1 1 1 1 1 1 3 1 1 3 1 2 2 1 1 1 1 1 1 Transfer Instructions (48 instructions) Operation (dir) (A) ( (IX) +off ) (A) (ext) (A) ( (EP) ) (A) (Ri) (A) (A) d8 (A) (dir) (A) ( (IX) +off) (A) (ext) (A) ( (A) ) (A) ( (EP) ) (A) (Ri) (dir) d8 ( (IX) +off ) d8 ( (EP) ) d8 (Ri) d8 (dir) (AH),(dir + 1) (AL) ( (IX) +off) (AH), ( (IX) +off + 1) (AL) (ext) (AH), (ext + 1) (AL) ( (EP) ) (AH),( (EP) + 1) (AL) (EP) (A) (A) d16 (AH) (dir), (AL) (dir + 1) (AH) ( (IX) +off), (AL) ( (IX) +off + 1) (AH) (ext), (AL) (ext + 1) (AH) ( (A) ), (AL) ( (A) ) + 1) (AH) ( (EP) ), (AL) ( (EP) + 1) (A) (EP) (EP) d16 (IX) (A) (A) (IX) (SP) (A) (A) (SP) ( (A) ) (T) ( (A) ) (TH),( (A) + 1) (TL) (IX) d16 (A) (PS) (PS) (A) (SP) d16 (AH) (AL) (dir): b 1 (dir): b 0 (AL) (TL) (A) (T) (A) (EP) (A) (IX) (A) (SP) (A) (PC) TL - - - - - AL AL AL AL AL AL AL - - - - - - - - - AL AL AL AL AL AL - - - - - - - - - - - - - - - AL AL - - - - TH - - - - - - - - - - - - - - - - - - - - - AH AH AH AH AH AH - - - - - - - - - - - - - - - - AH - - - - AH - - - - - - - - - - - - - - - - - - - - - dH dH dH dH dH dH dH - - dH - dH - - - dH - - AL - - - dH dH dH dH dH NZVC ---- ---- ---- ---- ---- ++-- ++-- ++-- ++-- ++-- ++-- ++-- ---- ---- ---- ---- ---- ---- ---- ---- ---- ++-- ++-- ++-- ++-- ++-- ++-- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ++++ ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- OP code 45 46 61 47 48 to 4F 04 05 06 60 92 07 08 to 0F 85 86 87 88 to 8F D5 D6 D4 D7 E3 E4 C5 C6 C4 93 C7 F3 E7 E2 F2 E1 F1 82 83 E6 70 71 E5 10 A8 to AF A0 to A7 42 43 F7 F6 F5 F0
Notes: * During byte transfer to A, T A is restricted to low bytes. * Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F2MC-8 family)
38
To Top / Lineup / Index
MB89610R Series
Table 3 Mnemonic ADDC A,Ri ADDC A,#d8 ADDC A,dir ADDC A,@IX +off ADDC A,@EP ADDCW A ADDC A SUBC A,Ri SUBC A,#d8 SUBC A,dir SUBC A,@IX +off SUBC A,@EP SUBCW A SUBC A INC Ri INCW EP INCW IX INCW A DEC Ri DECW EP DECW IX DECW A MULU A DIVU A ANDW A ORW A XORW A CMP A CMPW A RORC A ROLC A CMP A,#d8 CMP A,dir CMP A,@EP CMP A,@IX +off CMP A,Ri DAA DAS XOR A XOR A,#d8 XOR A,dir XOR A,@EP XOR A,@IX +off XOR A,Ri AND A AND A,#d8 AND A,dir ~ 3 2 3 4 3 3 2 3 2 3 4 3 3 2 4 3 3 3 4 3 3 3 19 21 3 3 3 2 3 2 2 2 3 3 4 3 2 2 2 2 3 3 4 3 2 2 3 # 1 2 2 2 1 1 1 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2 2 1 2 1 1 1 1 2 2 1 2 1 1 2 2 Arithmetic Operation Instructions (62 instructions) Operation (A) (A) + (Ri) + C (A) (A) + d8 + C (A) (A) + (dir) + C (A) (A) + ( (IX) +off) + C (A) (A) + ( (EP) ) + C (A) (A) + (T) + C (AL) (AL) + (TL) + C (A) (A) - (Ri) - C (A) (A) - d8 - C (A) (A) - (dir) - C (A) (A) - ( (IX) +off) - C (A) (A) - ( (EP) ) - C (A) (T) - (A) - C (AL) (TL) - (AL) - C (Ri) (Ri) + 1 (EP) (EP) + 1 (IX) (IX) + 1 (A) (A) + 1 (Ri) (Ri) - 1 (EP) (EP) - 1 (IX) (IX) - 1 (A) (A) - 1 (A) (AL) x (TL) (A) (T) / (AL),MOD (T) (A) (A) (T) (A) (A) (T) (A) (A) (T) (TL) - (AL) (T) - (A) CA C A (A) - d8 (A) - (dir) (A) - ( (EP) ) (A) - ( (IX) +off) (A) - (Ri) Decimal adjust for addition Decimal adjust for subtraction (A) (AL) (TL) (A) (AL) d8 (A) (AL) (dir) (A) (AL) ( (EP) ) (A) (AL) ( (IX) +off) (A) (AL) (Ri) (A) (AL) (TL) (A) (AL) d8 (A) (AL) (dir) TL - - - - - - - - - - - - - - - - - - - - - - - dL - - - - - - - - - - - - - - - - - - - - - - - TH - - - - - - - - - - - - - - - - - - - - - - - 00 - - - - - - - - - - - - - - - - - - - - - - - AH - - - - - dH - - - - - - dH - - - - dH - - - dH dH 00 dH dH dH - - - - - - - - - - - - - - - - - - - - NZVC ++++ ++++ ++++ ++++ ++++ ++++ ++++ ++++ ++++ ++++ ++++ ++++ ++++ ++++ +++- ---- ---- ++-- +++- ---- ---- ++-- ---- ---- ++R- ++R- ++R- ++++ ++++ ++-+ ++-+ ++++ ++++ ++++ ++++ ++++ ++++ ++++ ++R- ++R- ++R- ++R- ++R- ++R- ++R- ++R- ++R- OP code 28 to 2F 24 25 26 27 23 22 38 to 3F 34 35 36 37 33 32 C8 to CF C3 C2 C0 D8 to DF D3 D2 D0 01 11 63 73 53 12 13 03 02 14 15 17 16 18 to 1F 84 94 52 54 55 57 56 58 to 5F 62 64 65
(Continued)
39
To Top / Lineup / Index
MB89610R Series
(Continued)
Mnemonic AND A,@EP AND A,@IX +off AND A,Ri OR A OR A,#d8 OR A,dir OR A,@EP OR A,@IX +off OR A,Ri CMP dir,#d8 CMP @EP,#d8 CMP @IX +off,#d8 CMP Ri,#d8 INCW SP DECW SP ~ 3 4 3 2 2 3 3 4 3 5 4 5 4 3 3 # 1 2 1 1 2 2 1 2 1 3 2 3 2 1 1 Operation (A) (AL) ( (EP) ) (A) (AL) ( (IX) +off) (A) (AL) (Ri) (A) (AL) (TL) (A) (AL) d8 (A) (AL) (dir) (A) (AL) ( (EP) ) (A) (AL) ( (IX) +off) (A) (AL) (Ri) (dir) - d8 ( (EP) ) - d8 ( (IX) + off) - d8 (Ri) - d8 (SP) (SP) + 1 (SP) (SP) - 1 TL - - - - - - - - - - - - - - - TH - - - - - - - - - - - - - - - AH - - - - - - - - - - - - - - - NZVC ++R- ++R- ++R- ++R- ++R- ++R- ++R- ++R- ++R- ++++ ++++ ++++ ++++ ---- ---- OP code 67 66 68 to 6F 72 74 75 77 76 78 to 7F 95 97 96 98 to 9F C1 D1
Table 4 Branch Instructions (17 instructions) Mnemonic BZ/BEQ rel BNZ/BNE rel BC/BLO rel BNC/BHS rel BN rel BP rel BLT rel BGE rel BBC dir: b,rel BBS dir: b,rel JMP @A JMP ext CALLV #vct CALL ext XCHW A,PC RET RETI ~ 3 3 3 3 3 3 3 3 5 5 2 3 6 6 3 4 6 # 2 2 2 2 2 2 2 2 3 3 1 3 1 3 1 1 1 Operation If Z = 1 then PC PC + rel If Z = 0 then PC PC + rel If C = 1 then PC PC + rel If C = 0 then PC PC + rel If N = 1 then PC PC + rel If N = 0 then PC PC + rel If V N = 1 then PC PC + rel If V N = 0 then PC PC + reI If (dir: b) = 0 then PC PC + rel If (dir: b) = 1 then PC PC + rel (PC) (A) (PC) ext Vector call Subroutine call (PC) (A),(A) (PC) + 1 Return from subrountine Return form interrupt TL - - - - - - - - - - - - - - - - - TH - - - - - - - - - - - - - - - - - AH - - - - - - - - - - - - - - dH - - NZVC ---- ---- ---- ---- ---- ---- ---- ---- -+-- -+-- ---- ---- ---- ---- ---- ---- Restore OP code FD FC F9 F8 FB FA FF FE B0 to B7 B8 to BF E0 21 E8 to EF 31 F4 20 30
Table 5 Other Instructions (9 instructions) Mnemonic PUSHW A POPW A PUSHW IX POPW IX NOP CLRC SETC CLRI SETI ~ 4 4 4 4 1 1 1 1 1 # 1 1 1 1 1 1 1 1 1 Operation TL - - - - - - - - - TH - - - - - - - - - AH - dH - - - - - - - NZVC ---- ---- ---- ---- ---- ---R ---S ---- ---- OP code 40 50 41 51 00 81 91 80 90
40
L PUSHW A SETC CLRB BBC INCW DECW MOVW MOVW dir: 1 dir: 1,rel SP SP SP,A A,SP A A,ext POPW MOV MOVW CLRI A,PS SETI CLRB BBC INCW DECW JMP MOVW dir: 0 dir: 0,rel A A @A A,PC
H 3 4 5 6 7 8 9 A B C D E F
0
1
2
0
NOP
SWAP
RET
RETI
1 XCH A A XOR AND OR DAA A,#d8 A,#d8 A,#d8 DAS XCHW XORW ANDW ORW A, T A A A A, T A A A XOR AND OR
MULU
DIVU
A
A
JMP CALL PUSHW POPW MOV MOVW CLRC addr16 addr16 IX IX ext,A PS,A MOV MOV CLRB BBC INCW DECW MOVW MOVW @A,T A,@A dir: 2 dir: 2,rel IX IX IX,A A,IX MOVW MOVW CLRB BBC INCW DECW MOVW MOVW @A,T A,@A dir: 3 dir: 3,rel EP EP EP,A A,EP CLRB BBC MOVW MOVW MOVW XCHW dir: 4 dir: 4,rel A,ext ext,A A,#d16 A,PC
2
ROLC
CMP
ADDC
SUBC
A
A
A
s INSTRUCTION MAP
3
RORC
CMPW
ADDCW
SUBCW
A
A
A
4
MOV CMP ADDC SUBC A,#d8 A,#d8 A,#d8 A,#d8
5
MOV
CMP
A,dir
A,dir
ADDC SUBC MOV XOR AND OR MOV CMP CLRB BBC MOVW MOVW MOVW XCHW A,dir A,dir dir,A A,dir A,dir A,dir dir,#d8 dir,#d8 dir: 5 dir: 5,rel A,dir dir,A SP,#d16 A,SP
6 CMP @EP,#d8
CMP CLRB BBC MOVW MOVW MOVW XCHW MOV CMP ADDC SUBC MOV XOR AND OR MOV dir: 6 dir: 6,rel A,@IX +d @IX +d,A IX,#d16 A,IX A,@IX +d A,@IX +d A,@IX +d A,@IX +d @IX +d,A A,@IX +d A,@IX +d A,@IX +d @IX +d,#d8 @IX +d,#d8 CLRB BBC MOVW MOVW MOVW XCHW dir: 7 dir: 7,rel A,@EP @EP,A EP,#d16 A,EP DEC R0 DEC R1 DEC R2 DEC R3 DEC R4 DEC R5 DEC R6 DEC R7 R7 R6 CALLV #7 R5 CALLV #6 BLT rel R4 CALLV #5 BGE rel R3 CALLV #4 BZ rel R2 CALLV #3 BNZ rel R1 CALLV #2 BN rel R0 CALLV #1 BP rel CALLV #0 BC rel BNC rel
7
MOV CMP ADDC SUBC MOV XOR AND OR MOV A,@EP A,@EP A,@EP A,@EP @EP,A A,@EP A,@EP A,@EP @EP,#d8
8
MOV
CMP
A,R0
A,R0
ADDC SUBC MOV XOR AND OR MOV CMP SETB BBS INC A,R0 A,R0 R0,A A,R0 A,R0 A,R0 R0,#d8 R0,#d8 dir: 0 dir: 0,rel
9
MOV
CMP
A,R1
A,R1
ADDC SUBC MOV XOR AND OR MOV CMP SETB BBS INC A,R1 A,R1 R1,A A,R1 A,R1 A,R1 R1,#d8 R1,#d8 dir: 1 dir: 1,rel
A
MOV
CMP
A,R2
A,R2
ADDC SUBC MOV XOR AND OR MOV CMP SETB BBS INC A,R2 A,R2 R2,A A,R2 A,R2 A,R2 R2,#d8 R2,#d8 dir: 2 dir: 2,rel
B
MOV
CMP
A,R3
A,R3
ADDC SUBC MOV XOR AND OR MOV CMP SETB BBS INC A,R3 A,R3 R3,A A,R3 A,R3 A,R3 R3,#d8 R3,#d8 dir: 3 dir: 3,rel
C
MOV
CMP
A,R4
A,R4
ADDC SUBC MOV XOR AND OR MOV CMP SETB BBS INC A,R4 A,R4 R4,A A,R4 A,R4 A,R4 R4,#d8 R4,#d8 dir: 4 dir: 4,rel
D
MOV
CMP
A,R5
A,R5
ADDC SUBC MOV XOR AND OR MOV CMP SETB BBS INC A,R5 A,R5 R5,A A,R5 A,R5 A,R5 R5,#d8 R5,#d8 dir: 5 dir: 5,rel
E
MOV
CMP
A,R6
A,R6
ADDC SUBC MOV XOR AND OR MOV CMP SETB BBS INC A,R6 A,R6 R6,A A,R6 A,R6 A,R6 R6,#d8 R6,#d8 dir: 6 dir: 6,rel
MB89610R Series
F
MOV
CMP
To Top / Lineup / Index
A,R7
A,R7
ADDC SUBC MOV XOR AND OR MOV CMP SETB BBS INC A,R7 A,R7 R7,A A,R7 A,R7 A,R7 R7,#d8 R7,#d8 dir: 7 dir: 7,rel
41
To Top / Lineup / Index
MB89610R Series
s MASK OPTIONS
Part number No. Specifying procedure Pull-up resistors P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P64 Power-on reset selection With power-on reset Without power-on reset Oscillation stabilization time Selection Crystal oscillator (218/FC(s)) Ceramic oscillator (214/FC(s)) Reset pin output With reset output Without reset output MB89613R MB89615R Specify when ordering masking Selectable per pin MB89P625 MB89W625 Set with EPROM programmer Can be set per pin. (P40 to P47 are available only for without pull-up resistor.) Setting possible MB89PV620 Setting not possible Fixed to without pull-up resistor Fixed to with power-on reset Crystal oscillator (218/FC(s)) Fixed to with reset output
1
2
Selectable
3
Selectable
Setting possible
4
Selectable
Setting possible
s ORDERING INFORMATION
Part number MB89613RP-SH MB89615RP-SH MB89613RPF MB89615RPF MB89613RPFM MB89615RPFM MB89613RPFV MB89615RPFV Package 64-pin Plastic SH-DIP (DIP-64P-M01) 64-pin Plastic QFP (FPT-64P-M06) 64-pin Plastic QFP (FPT-64P-M09) 64-pin Plastic SQFP (FPT-64P-M03) Lead pitch: 1.0 mm Lead pitch: 0.65 mm Lead pitch: 0.5 mm Remarks
42
To Top / Lineup / Index
MB89610R Series
s PACKAGE DIMENSIONS
64-pin Plastic SH-DIP (DIP-64P-M01)
58.00 -0.55 +.008 2.283 -.022
+0.22
INDEX-1 INDEX-2
17.000.25 (.669.010)
5.65(.222)MAX 3.00(.118)MIN 1.00 -0 +.020 .039 -0 1.7780.18 (.070.007) 1.778(.070) MAX 55.118(2.170)REF
+0.50
0.250.05 (.010.002) 0.450.10 (.018.004) 0.51(.020)MIN 15MAX 19.05(.750) TYP
C
1994 FUJITSU LIMITED D64001S-3C-4
Dimensions in mm (inches)
64-pin Plastic QFP (FPT-64P-M06)
24.700.40(.972.016)
51
3.35(.132)MAX
33
20.000.20(.787.008)
0.05(.002)MIN (STAND OFF)
52
32
14.000.20 (.551.008) INDEX
64 20
18.700.40 (.736.016)
12.00(.472) REF
16.300.40 (.642.016)
"A" LEAD No.
1 19
1.00(.0394) TYP
0.400.10 (.016.004)
0.150.05(.006.002) 0.20(.008)
M
Details of "A" part 0.25(.010) "B" 0.10(.004) 18.00(.709)REF 22.300.40(.878.016) 0.30(.012) 0.18(.007)MAX 0.63(.025)MAX
Details of "B" part
0 10 1.200.20 (.047.008)
C
1994 FUJITSU LIMITED F64013S-3C-2
Dimensions in mm (inches) 43
To Top / Lineup / Index
MB89610R Series
64-pin Plastic QFP (FPT-64P-M09)
14.000.20(.551.008)SQ
48 33
+0.20
12.000.10(.472.004)SQ
1.50 -0.10 +.008 .059 -.004
49
32
9.75 (.384) REF 1 PIN INDEX
13.00 (.512) NOM
64
17
LEAD No.
1
16
Details of "A" part "A"
M
0.65(.0256)TYP
0.300.10 (.012.004)
0.13(.005)
0.127 -0.02 +.002 .005 -.001
+0.05
0.100.10 (STAND OFF) (.004.004)
0.10(.004) 0 10
0.500.20 (.020.008)
C
1994 FUJITSU LIMITED F64018S-1C-2
Dimensions in mm (inches)
64-pin Plastic SQFP (FPT-64P-M03)
12.000.20(.472.008)SQ
48
10.000.10(.394.004)SQ
1.50 -0.10 +.008 .059 -.004
33
+0.20
49
32
7.50 (.295) REF INDEX
11.00 (.433) NOM
64
17 1 16
+0.08
Details of "A" part "A" 0.127 -0.02 +.002 .005 -.001
+0.05
LEAD No.
0.500.08 (.0197.0031)
0.18 -0.03 +.003 .007 -.001
0.100.10 (STAND OFF) (.004.004)
0.500.20 (.020.008) 0.10(.004) 0 10
C
1994 FUJITSU LIMITED F64009S-2C-4
Dimensions in mm (inches)
44
To Top / Lineup / Index
MB89610R Series
FUJITSU LIMITED
For further information please contact:
Japan FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3753 Fax: (044) 754-3329 North and South America FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045 Europe FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122 Asia Pacific FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281 0770 Fax: (65) 281 0220
All Rights Reserved. The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams. FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval. Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.
F9703 (c) FUJITSU LIMITED
Printed in Japan
48

▲Up To Search▲

Price & Availability of MB89613R

	To Download MB89613R Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .