![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
PI6C2405A Zero-Delay Clock Buffer Features * * * * * * * * Maximum rated frequency: 133 MHz Low cycle-to-cycle jitter Input to output delay, less than 300ps Internal feedback allows outputs to be synchronized to the clock input 5V tolerant input* Spread spectrum clock ready Operates at 3.3V VDD Packaging (Pb-free & Green available): -8-pin, 150-mil SOIC (W) -8-pin, 173-mil TSSOP (L) Description The PI6C2405A is a PLL based, zero-delay buffer, with the ability to distribute five outputs of up to 133MHz at 3.3V. All the outputs are distributed from a single clock input CLKIN and output OUT0 performs zero delay by connecting a feedback to PLL. An internal feedback on OUT0 is used to synchronize the outputs to the input; the relationship between loading of this signal and the outputs determines the input-output delay. PI6C2405A is able to track spread spectrum clocking for EMI reduction. PI6C2405A is characterized for both commercial and industrial operation. PI6C2405A-1H is a high-drive version of PI6C2405A-1 * CLKIN must reference the same voltage thresholds for the PLL to deliver zero delay skewing Block Diagram Pin Configuration CLKIN PLL OUT0 OUT1 OUT2 OUT3 CLKIN OUT2 OUT1 GND 1 2 3 4 8 7 6 5 OUT0 OUT4 VDD OUT3 PI6C2405A(-1, -1H) OUT4 Pin Description Pin 1 2, 3, 5, 7 4 6 8 Signal CLKIN OUT[1-4] GND VDD OUT0 Description Input clock reference frequency (weak pull-down) Clock Outputs Ground 3.3V Supply Clockoutput, internal PLL feedback (weak pull-down) 1 PS8592D 09/22/04 PI6C2405A Zero Delay Clock Buffer Zero Delay and Skew Control 800 CLKIN - Input to OUTx Delay (ps) CLKIN Input to OUTx Delay vs. Difference in Loading between OUT0 pin and OUTx pins 600 400 200 0 -200 -400 -600 -800 -25 -20 -15 -10 -5 0 5 10 15 20 25 PI6C2405A-1H -900 PI6C2405A-1 -1000 Output Load Difference: OUT0 Load - OUTx Load (pF) The relationship between loading of the OUT0 signal and other outputs determines the input-output delay. Zero delay is achieved when all outputs, including feedback, are loaded equally. Maximum Ratings Supply Voltage to Ground Potential............................................................................................................................. -0.5V to +7.0V DC Input Voltage (Except CLKIN)......................................................................................................................-0.5V to VDD +0.5V DC Input Voltage CLKIN .................................................................................................................................................... -0.5 to 7V Storage Temperature .................................................................................................................................................. -65C to +150C Maximum Soldering Temperature (10 seconds) ......................................................................................................................... 260C Junction Temperature .................................................................................................................................................................. 150C Static Discharge Voltage (per MIL-STD-883, Method 3015).................................................................................................. >2000V Operating Conditions (VCC = 3.3V 0.3V) Parameter VDD TA CL CIN Supply Voltage Commerical Operating Temperature Industrial Operating Temperature Load Capacitance, below 100 MHz Load Capacitance, from 100 MHz to 133 Input Capacitance Description Min. 3.0 0 -40 Max. 3.6 70 85 30 15 7 pF Units V C 2 PS8592D 09/22/04 PI6C2405A Zero Delay Clock Buffer DC Electrical Characteristics for Industrial Temperature Devices Parameter VIL VIH IIL IIH VOL VOH IDD Description Input LOW Voltage Input HIGH Voltage Input LOW Current Input HIGH Current Output LOW Voltage Output HIGH Voltage Supply Current VIN = 0V VIN = VDD IOL = -8mA(-1); IOL = 12mA(-1H) IOH = -8mA(-1); IOH = -12mA(-1H) Unloaded outputs 100 MHz, Select inputs at VDD or GND Unloaded outputs 66 MHz, CLKIN 2.4 54 39 2.0 50 125 0.4 Test Conditions Min. Max. 0.8 Units V A V mA AC Electrical Characteristics for Industrial Temperature Devices Parameter FO Description Output Frequency Duty Cycle(1) (-1) tDC Duty Cycle(1) (-1H) 30pF load 15pF load Measured at VDD/2, FOUT < 66.67MHz, 30pF load Measured at VDD/2, FOUT < 45MHz 15pF load Measured at VDD/2, FOUT < 100MHz 15pF load Measured at VDD/2, FOUT < 45MHz 30pF load Measured between 0.8V and 2.0V, 30pF load Measured between 0.8V and 2.0V, 15pF load Measured between 0.8V and 2.0V, 30pF load Measured between 0.8V and 2.0V, 30pF load Measured between 0.8V and 2.0V, 15pF load Measured between 0.8V and 2.0V, 30pF load All outputs equally loaded Measured at VDD/2 Measured at VDD/2 on OUT0 pins of device Measured between 0.8V and 2.0V on -1H device using Test Circuit #2 Measured at 66.67 MHz, loaded 30pF load Stable power supply, valid clocks presented on CLKIN pin 1 200 1.0 0 0 Test Conditions Min. 10 10 40 45 40 45 50 Typ. Max. 100 133 60 55 60 55 2.2 1.5 1.5 2.2 1.5 1.5 200 300 600 V/ns ps ms ps ns % Units MHz tR Rise Time(1)(-1) Rise Time(1)(-1H) Fall Time(1)(-1) Fall Time(1)(-1H) Output to Output skew (-1, -1H)(1) Delay, CLKIN Rising Edge to OUT0 Rising Edge(1) Device-to-device skew(1) Output slew rate (1) Cycle-to-Cycle Jitter (-1, -1H) PLL Lock time (1) tF tsk(o) t0 tSK(D) tSLEW tJIT tLOCK Notes: 1. See Switching Waveforms on page 5. 3 PS8592D 09/22/04 PI6C2405A Zero Delay Clock Buffer DC Electrical Characteristics for Commercial Temperature Devices Parameter VIL VIH IIL IIH VOL VOH IDD Description Input LOW Voltage Input HIGH Voltage Input LOW Current Input HIGH Current Output LOW Voltage Output HIGH Voltage Supply Current VIN = 0V VIN = VDD IOL = -8mA(-1); IOL = 12mA(-1H) IOH = -8mA(-1); IOH = -12mA(-1H) Unloaded outputs 100 MHz, Select inputs at VDD or GND Unloaded outputs 66.67 MHz, select inputs at VDD or GND 2.4 54 39 2.0 50 125 0.4 Test Conditions Min. Max. 0.8 Units V A V mA AC Electrical Characteristics for Commercial Temperature Devices Parameter FO tDC Description Output Frequency Duty Cycle(1) (-1) Duty Cycle(1) (-1H) 15pF 30pF (-1H) 30pF Measured between 0.8V and 2.0V All outputs equally loaded Measured at VDD/2 Measured at VDD/2 on OUT0 pins of device Measured between 0.8V and 2.0V on -1H device using Test Circuit #2 Measured at 66.67 MHz, loaded 30pF load Stable power supply, valid clocks presented on CLKIN pin 1 200 1.0 0 0 30pF (-1H) Rise Time(1) @ 30pF tR Rise Time(1) @ Rise Time(1) @ Fall Time(1) @ tF tsk(o) t0 tSK(D) tSLEW tJIT tLOCK Fall Time(1) @ 30pF load 15pF load Measured at VDD/2, FO < 66 MHz, 30pF load Measured at VDD/2, FO < 66 MHz, 30pF load Measured between 0.8V and 2.0V Test Conditions Min. 10 10 40 45 50 50 Typ. Max. 100 133 60 55 2.2 1.5 1.5 2.2 1.5 1.5 200 300 600 V/ns ps ms ps ns Units MHz % Fall Time(1) @ 15pF Output to Output skew (-1, -1H)(1) Input to output delay, CLKIN Rising Edge to OUT0 Rising Edge(1) Device-to-device skew(1) Output slew rate (1) Cycle-to-Cycle Jitter (-1, -1H) PLL Lock time (1) Notes: 1. See Switching Waveforms on page 5. 4 PS8592D 09/22/04 PI6C2405A Zero Delay Clock Buffer Switching Waveforms Duty Cycle Timing thigh VDD/2 VDD/2 tlow VDD/2 tDC = thigh thigh+tlow All Outputs Rise/Fall Time OUTPUT 2.0V 0.8V tR VDD/2 VDD/2 tSK(O) 2.0V 0.8V tF 3.3V 0V Output-Output Skew OUTPUT OUTPUT Device-Device Skew OUTPUT Device 1 OUTPUT Device 2 VDD/2 VDD/2 tSK(D) Input-Output Propagation Delay INPUT OUTPUT VDD/2 VDD/2 t0 0.1F VDD OUTPUTS CLK out 0.1F VDD OUTPUTS 1k-ohm CLK out 1k-ohm CLOAD 0.1F VDD GND GND 0.1F VDD GND GND 10pF Test Circuit 1 Test Circuit for all parameters except tSLEW Test Circuit 2 Test Circuit for tSLEW ,Output slew rate on -1H device 5 PS8592D 09/22/04 PI6C2405A Zero Delay Clock Buffer Packaging Mechanical: 8-Pin SOIC (W) 8 .149 .157 3.78 3.99 .0099 .0196 0.25 x 45 0.50 1 0-8 .0075 .0098 0.19 0.25 .189 .196 4.80 5.00 0.40 .016 1.27 .050 .016 .026 0.406 0.660 .053 .068 1.35 1.75 SEATING PLANE .2284 .2440 5.80 6.20 REF .050 BSC 1.27 .0040 0.10 .0098 0.25 .013 0.330 .020 0.508 X.XX DENOTES DIMENSIONS X.XX IN MILLIMETERS Packaging Mechanical: 8-Pin TSSOP (L) 6 PS8592D 09/22/04 PI6C2405A Zero Delay Clock Buffer Ordering Information for Commercial Operating Ranges Ordering Code PI6C2405A-1W PI6C2405A-1WE PI6C2405A-1HW PI6C2405A-1HWE PI6C2405A-1L PI6C2405A-1LE PI6C2405A-1HL PI6C2405A-1HLE Package Code W W W W L L L L Package Description 8-pin 150-mil SOIC Pb-free & Green, 8-pin 150-mil SOIC 8-pin 150-mil SOIC Pb-free & Green, 8-pin 150-mil SOIC 8-pin 173-mil TSSOP Pb-free & Green, 8-pin 173-mil TSSOP 8-pin 173-mil TSSOP Pb-free & Green, 8-pin 173-mil TSSOP Ordering Information for Industrial Operating Ranges Ordering Code PI6C2405A1WI PI6C2405A-1WIE PI6C2405A-1HWI PI6C2405A-1HWIE PI6C2405A-1LI PI6C2405A-1LIE PI6C2405A-1HLI PI6C2405A-1HLIE Package Code W W W W L L L L Package Description 8-pin 150-mil SOIC Pb-free & Green, 8-pin 150-mil SOIC 8-pin 150-mil SOIC Pb-free & Green, 8-pin 150-mil SOIC 8-pin 173-mil TSSOP Pb-free & Green, 8-pin 173-mil TSSOP 8-pin 173-mil TSSOP Pb-free & Green, 8-pin 173-mil TSSOP Notes: 1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/ 2. X = Tape/Reel Pericom Semiconductor Corporation * 1-800-435-2336 * www.pericom.com 7 PS8592D 09/22/04 |
Price & Availability of PI6C2405A
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |