View 74F657_306217.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
74F657 Octal transceiver with 8-bit parity generator/checker
Product data Supersedes data of 1990 Jul 30 2003 Feb 04
Philips Semiconductors
Philips Semiconductors
Product data
Octal transceiver with 8-bit parity generator/checker
74F657
FEATURES
* Combines 74F245 and 74F280A functions in one package * High impedance base input for reduced loading (70 A in HIGH
and LOW states)
The parity (PARITY) pin is an output from the generator/checker when transmitting from the port A to B (T/R = HIGH) and an input when receiving from port B to A port ( T/R = LOW). When transmitting (T/R = HIGH) the parity select (ODD/EVEN) input is set, then the A port data is polled to determined the number of high bits. The parity (PARITY) output then goes to the logic state determined by the parity select (ODD/EVEN) setting and by the number of high bits on port A. For example, if the parity select (ODD/EVEN) is set LOW (even parity), and the number of high bits on port A is odd, then the parity (PARITY) output will be HIGH, transmitting even parity. If the number of high bits on port A is even, then the parity (PARITY) output will be LOW, keeping even parity. When in receive mode (T/R = LOW) the B port is polled to determine the number of high bits. If parity select (ODD/EVEN) is LOW (even parity) and the number of highs on port B is: (1) odd and the parity (PARITY) input is HIGH, then ERROR will be HIGH, significantly no error. (2) even and the parity (PARITY) input is HIGH, then ERROR will be asserted LOW, indicating an error. TYPE TYPICAL PROPAGATION DELAY 8.0ns TYPICAL SUPPLY CURRENT (TOTAL) 100 mA
* Ideal in applications where high output drive and light bus loading * 3-state buffer outputs sink 64 mA and source 15 mA * Input diodes for termination effects * 24-pin plastic slim DIP (300 mil) package * Industrial temperature range available (-40 C to +85 C)
DESCRIPTION
The 74F657 is an octal transceiver featuring non-inverting buffers with 3-state outputs and an 8-bit parity generator/checker, and is intended for bus-oriented applications. The buffers have a guaranteed current sinking capability of 24 mA at the A ports and 64 mA at the B ports. The transmit/receive (T/R) input determines the direction of the data flow through the bidirectional transceivers. Transmit (active HIGH) enables data from A ports to B ports; receive (active LOW) enables data from B ports to A ports. The output enable (OE) input disables both the A and B ports by placing them in a high impedance condition when the OE input is HIGH. The parity select (ODD/EVEN) input gives the user the option of odd or even parity systems. are required (IIL is 70 A versus FAST std of 600 A)
74F657
ORDERING INFORMATION
ORDER CODE COMMERCIAL RANGE DESCRIPTION 24-pin plastic slim DIP (300 mil) 24-pin plastic SOL VCC = 5 V 10%, Tamb = 0 C to +70 C N74F657N N74F657D INDUSTRIAL RANGE VCC = 5V 10%, Tamb = -40 C to +85 C I74F657N I74F657D PKG DWG # SOT222-1 SOT137-1
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS A0-A7 B0-B7 PARITY T/R ODD/EVEN OE A0-A7 B0-B7 PARITY ERROR A ports 3-state inputs B ports 3-state inputs Parity input Transmit/receive input Parity select input Output enable input (active LOW) A ports 3-state outputs B ports 3-state outputs Parity output Error output DESCRIPTION 74F (U.L.) HIGH / LOW 3.5 / 0.117 3.5 / 0.117 3.5 / 0.117 2.0 / 0.066 1.0 / 0.033 2.0 / 0.066 150 / 40 750 / 106.7 750 / 106.7 750 / 106.7 LOAD VALUE HIGH / LOW 70 A / 70 A 70 A / 70 A 70 A / 70 A 40 A / 40 A 20 A / 20 A 40 A / 40 A 3.0 mA / 24 mA 15 mA / 64 mA 15 mA / 64 mA 15 mA / 64 mA
NOTE: 1. One (1.0) FAST unit load is defined as: 20 A in the HIGH state and 0.6 mA in the LOW state.
2003 Feb 04
2
853 1117 00081
Philips Semiconductors
Product data
Octal transceiver with 8-bit parity generator/checker
74F657
PIN CONFIGURATION
T/R 1 24 OE 23 B0 22 B1 21 B2 20 B3 19 GND 18 GND 17 B4 16 B5
LOGIC SYMBOL
A0 2 A1 3 A2 4 A3 5 A4 6 VCC 7 A5 8 A6 9 A7 10 ODD/EVEN 11 ERROR 12
2
3
4
5
6
8
9
10
A0 A1 A2 A3 A4 A5 A6 A7 1 24 11 T/R OE ODD/EVEN ERROR 12 PARITY 13
B0 B1 B2 B3 B4 B5 B6 B7
23 15 B6 14 B7 13 PARITY VCC = Pin 7 GND = Pin 18, 19
22
21
20
17
16
15
14
SF00414
SF00415
IEC/IEEE SYMBOL
24 1 11 2 G3 3 EN1/3G5 (REC) 3 EN2 (XMIT) N4 1 Z11 3 4 5 6 8 9 10 11 . . . 18 2k 4, 2 5 4, 1 12 13 2 22 21 20 17 16 15 14 23
SF00416
2003 Feb 04
3
Philips Semiconductors
Product data
Octal transceiver with 8-bit parity generator/checker
74F657
LOGIC DIAGRAM
T/R 1
OE A0
24 2 23 B0 22 B1 21 B2 20 B3 17 B4 16 B5 15 B6 14
A1
3
A2
4
A3
5
A4
6
A5
8
A6
9
A7
10
B7
ODD/EVEN
11
13
PARITY
12
ERROR
VCC = Pin 7, GND = Pin 18, 19
SF00417
2003 Feb 04
4
Philips Semiconductors
Product data
Octal transceiver with 8-bit parity generator/checker
74F657
FUNCTION TABLE
NUMBER OF INPUTS THAT ARE HIGH OE L L L L L L L L L L L L H INPUTS T/R H H L L L L H H L L L L X ODD/EVEN H L H H L L H L H H L L X INPUT/OUTPUT PARITY H L H L H L L H H L H L Z ERROR Z Z H L L H Z Z L H H L Z OUTPUTS OUTPUTS MODE Transmit Transmit Receive Receive Receive Receive Transmit Transmit Receive Receive Receive Receive Z
0, 2 4 6 0 2, 4, 6, 8
1, 3, 5, 1357
Don't care Notes to function table 1. H = High voltage level 2. L = Low voltage level 3. X = Don't care 4. Z = High impedance "off" state
ABSOLUTE MAXIMUM RATINGS
Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range. SYMBOL VCC VIN IIN VOUT IOUT Tamb Supply voltage Input voltage Input current Voltage applied to output in HIGH output state Current applied to output in LOW output state A0-A7 B0-B7, PARITY, ERROR Operating free air temperature range Commercial range Industrial range Tstg Storage temperature range PARAMETER RATING -0.5 to +7.0 -0.5 to +7.0 -30 to +5 -0.5 to VCC 48 128 0 to +70 -40 to +85 -65 to +150 UNIT V V mA V mA mA C C C
RECOMMENDED OPERATING CONDITIONS
SYMBOL PARAMETER MIN VCC VIH VIL IIk IOH Supply voltage HIGH-level input voltage LOW-level input voltage Input clamp current HIGH-level output current A0-A7 B0-B7, PARITY, ERROR IOL LOW-level output current A0-A7 B0-B7, PARITY, ERROR Tamb Operating free air temperature range Commercial range Industrial range 2003 Feb 04 5 0 -40 4.5 2.0 0.8 -18 -3 -15 24 64 +70 +85 LIMITS NOM 5.0 MAX 5.5 V V V mA mA mA mA mA C C UNIT
Philips Semiconductors
Product data
Octal transceiver with 8-bit parity generator/checker
74F657
DC ELECTRICAL CHARACTERISTICS
Over recommended operating free-air temperature range unless otherwise noted. SYMBOL PARAMETER TEST CONDITIONS1 10%VCC 5%VCC 10%VCC 5%VCC 10%VCC 5%VCC 10%VCC 5%VCC 10%VCC 5%VCC 5%VCC LIMITS MIN 2.4 2.7 2.0 2.0 2.0 2.0 0.35 0.35 0.38 0.42 0.42 -0.73 0.50 0.50 0.55 0.55 0.55 -1.2 100 2 1 204 ODD/EVEN IIH HIGH-level HIGH level input current OE, OE T/R OOD/EVEN IIL IOZH + IIH IOZL + IIL IOZH IOZL IOS LOW-level LOW level input current Off-state output current, HIGH-level voltage applied Off-state output current, LOW-level voltage applied Off-state output current, HIGH-level voltage applied Off-state output current, LOW-level voltage applied Short circuit output current3 OE, T/R A0-A7, B0-B7, B0-B7 PARITY VCC = MAX, VI = 0 5 V MAX 0.5 VCC = MAX, VO = 2.7 V VCC = MAX, VO = 0.5 V VCC = MAX, VO = 2.7 V ERROR VCC = MAX, VO = 0.5 V A0-A7 B0-B7 ICC CCH ICC Supply current (total) ICC CCL ICCZ VCC = MAX VCC = MAX -60 -100 90 90 106 106 98 -50 -150 -225 1254 1355 1504 1605 145 A mA mA mA mA mA mA mA VCC = MAX, VI = 2 7 V MAX 2.7 405 404 805 -20 -40 70 -70 50 TYP2 MAX UNIT V V V V V V V V V V V V A mA mA A A A A A A A A A
All outputs VCC = MIN, MIN VIL = MAX, VIH = MIN
IO = -3 mA4,5 3 OH IO = -12 mA5 12 OH IO = -15 mA4 15 OH IO = 24 mA4,5 OL VCC = MIN, MIN VIL = MAX, VIH = MIN IOL = 48 mA4 IOL = 48 IOL = 64 VCC = MIN, II = IIK mA5 mA4
VO OH
HIGH-level HIGH level output voltage
B0-B7, PARITY, PARITY ERROR
A0 A7 A0-A7 VOL LOW-level output voltage B0-B7, B0-B7 PARITY, ERROR
VIK
Input clamp voltage OE, T/R, ODD/EVEN A0-A7 B0-B7
VCC = 0.0 V, VI = 7.0 V VCC = 5.5 V, VI = 5.5 V
II
In ut Input current at maximum input voltage
NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. 2. All typical values are at VCC = 5 V, Tamb = 25 C. 3. Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last. 4. For commercial range. 5. For industrial range.
2003 Feb 04
6
Philips Semiconductors
Product data
Octal transceiver with 8-bit parity generator/checker
74F657
AC ELECTRICAL CHARACTERISTICS
LIMITS SYMBOL PARAMETER TEST CONDITION Tamb = +25 C VCC = +5.0 V CL = 50 pF, RL = 500 MIN tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Propagation delay An to Bn or Bn to An Propagation delay An to PARITY Propagation delay ODD/EVEN to PARITY, ERROR Propagation delay Bn to ERROR Propagation delay PARITY to ERROR Output enable time1 to HIGH or LOW level Output disable time from HIGH or LOW level Waveform 2 Waveform 1, 2 2.5 3.0 7.0 7.0 4.5 4.5 8.0 8.0 8.0 8.0 3.0 4.0 2.0 2.0 TYP 5.5 6.0 10.0 10.0 7.5 8.0 14.0 14.0 11.5 12.0 5.5 7.0 4.5 4.0 MAX 7.5 7.5 14.0 15.0 11.0 11.5 20.5 20.5 15.5 15.5 8.0 9.5 7.5 6.0 Tamb = 0 C to +70 C VCC = +5.0 V 10% CL = 50 pF, RL = 500 MIN 2.5 3.0 7.0 7.0 4.5 4.5 7.5 7.5 7.5 8.0 3.0 4.0 2.0 2.0 MAX 8.0 8.0 16.0 16.0 12.0 12.5 22.5 22.5 16.5 17.0 9.0 11.0 8.0 6.5 Tamb = -40 C to +85 C VCC = +5.0 V 10% CL = 50 pF, RL = 500 MIN 2.0 2.5 5.5 6.5 3.5 4.0 7.5 7.5 6.5 6.5 2.0 4.0 1.0 1.0 MAX 9.0 9.0 16.5 19.0 13.0 15.5 24.5 25.0 18.5 20.0 9.0 13.0 8.0 7.5 ns ns UNIT
Waveform 1, 2
ns
Waveform 1, 2 Waveform 1, 2 Waveform 3, 4 Waveform 3, 4
ns ns ns ns
NOTE: 1. These delay times reflect the 3-state recovery time only and not the signal through the buffers or the parity check circuitry. To assure VALID information at the ERROR pin, time must be allowed for the signal to propagate through the drivers (B to A), through the parity check circuitry (same as A to PARITY), and to the ERROR output. VALID data at the ERROR pin (B to A) + (A to PARITY).
AC WAVEFORMS
For all waveforms, VM = 1.5 V.
An, Bn, ODD/EVEN, PARITY OE VM tPHL PARITY, ERROR VM VM tPLH VM An, Bn, PARITY, ERROR VM tPZH VM 0V VM tPHZ VOH -0.3V
SF00418
SF00419
Waveform 1. Propagation delay for inverting outputs
An, Bn, ODD/EVEN, PARITY
Waveform 3. 3-state output enable time to HIGH level and output disable time from HIGH level
VM tPLH
VM tPHL
OE VM tPZL VM tPLZ 3.5V An, Bn, PARITY, ERROR VM VOL +0.3V
An, Bn, PARITY, ERROR
VM
VM
SF00420
Waveform 2. Propagation delay for non-Inverting outputs
SF00421
Waveform 4. 3-state output enable time to LOW level and output disable time from LOW level
2003 Feb 04
7
Philips Semiconductors
Product data
Octal transceiver with 8-bit parity generator/checker
74F657
TEST CIRCUIT AND WAVEFORMS
VCC 7.0V VIN PULSE GENERATOR RT D.U.T. VOUT RL NEGATIVE PULSE 90% VM 10% tTHL (tf ) CL RL tTLH (tr ) 90% POSITIVE PULSE 10% tTHL (tf ) AMP (V) 90% VM tw 10% 0V tw VM 10% tTLH (tr ) 0V AMP (V)
90%
Test Circuit for Open Collector Outputs SWITCH POSITION TEST tPLZ tPZL All other SWITCH closed closed open
VM
Input Pulse Definition
DEFINITIONS: RL = Load resistor; see AC electrical characteristics for value. CL = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value. RT = Termination resistance should be equal to ZOUT of pulse generators.
INPUT PULSE REQUIREMENTS family amplitude VM 74F 3.0V 1.5V rep. rate 1MHz tw 500ns tTLH 2.5ns tTHL 2.5ns
SF00128
2003 Feb 04
8
Philips Semiconductors
Product data
Octal transceiver with 8-bit parity generator/checker
74F657
DIP24: plastic dual in-line package; 24 leads (300 mil)
SOT222-1
2003 Feb 04
9
Philips Semiconductors
Product data
Octal transceiver with 8-bit parity generator/checker
74F657
SO24: plastic small outline package; 24 leads; body width 7.5 mm
SOT137-1
2003 Feb 04
10
Philips Semiconductors
Product data
Octal transceiver with 8-bit parity generator/checker
74F657
REVISION HISTORY
Rev _3 Date 20030204 Description Product data (9397 750 11038); ECN 853-1117 29307 of 17 December 2002. Supersedes Product specification of 1990 Jul 30.
* Delete all references to DB (SSOP24) package; package option discontinued.
_2 19900730 Product specification (9397 750 05171); ECN 853-1117 00081 of 30 July 1990.
Modifications:
2003 Feb 04
11
Philips Semiconductors
Product data
Octal transceiver with 8-bit parity generator/checker
74F657
Data sheet status
Level
I
Data sheet status [1]
Objective data
Product status [2] [3]
Development
Definitions
This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).
II
Preliminary data
Qualification
III
Product data
Production
[1] Please consult the most recently issued data sheet before initiating or completing a design. [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com. [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.
Definitions
Short-form specification -- The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition -- Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information -- Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
Disclaimers
Life support -- These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes -- Philips Semiconductors reserves the right to make changes in the products--including circuits, standard cells, and/or software--described or contained herein in order to improve design and/or performance. When the product is in full production (status `Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.
Contact information
For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825
(c) Koninklijke Philips Electronics N.V. 2003 All rights reserved. Printed in U.S.A. Date of release: 02-03
For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.
Document order number:
9397 750 11038
Philips Semiconductors
2003 Feb 04 12

▲Up To Search▲

Price & Availability of 74F657

	To Download 74F657 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .