View TPS78633KT_296620.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

www.ti.com
TPS78601, TPS78618 TPS78625, TPS78628 TPS78630, TPS78633
SLVS389C - SEPTEMBER 2002 - REVISED MARCH 2004
ULTRALOW-NOISE, HIGH PSRR, FAST RF 1.5 A LOW-DROPOUT LINEAR REGULATORS
FEATURES
* * * * * * * * * * 1.5 A Low-Dropout Regulator With EN Available in 1.8-V, 2.5-V, 2.8-V, 3-V, 3.3-V, and Adjustable High PSRR (49 dB at 10 kHz) Ultralow Noise (48 V) Fast Start-Up Time (50 s) Stable With a 1-F Ceramic Capacitor Excellent Load/Line Transient Very Low Dropout Voltage (390 mV at Full Load, TPS78630) 5-Pin SOT223-5 and 5-Pin DDPAK Package
DESCRIPTION
The TPS786xx family of low-dropout (LDO) low-power linear voltage regulators features high power supply rejection ratio (PSRR), ultralow noise, fast start-up, and excellent line and load transient responses in small outline, SOT223-5 and 5-pin DDPAK packages. Each device in the family is stable, with a small 1-F ceramic capacitor on the output. The family uses an advanced, proprietary BiCMOS fabrication process to yield extremely low dropout voltages (e.g., 390 mV at 1.5 A). Each device achieves fast start-up times (approximately 50 s with a 0.001 F bypass capacitor) while consuming very low quiescent current (265 A typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less than 1 A. The TPS78630 exhibits approximately 48 VRMS of output voltage noise with a 0.1 F bypass capacitor. Applications with analog components that are noise sensitive, such as portable RF electronics, benefit from the high PSRR, low noise features, and the fast response time.
APPLICATIONS
Powering Noise-Sensitive Circuitry - RF - Audio - VCOs DSP/FPGA/Microprocessor Supplies Post Regulator for Switching Supplies
DCQ PACKAGE SOT223-5 (TOP VIEW) EN IN GND OUT BYPASS/FB
1 2 3 4 5
80 70 Ripple Rejection - dB
* *
TPS78630
TPS78630
RIPPLE REJECTION vs FREQUENCY
VI = 4 V CO = 10 F C(byp) = 0.01 F Output Spectral Noise Density - V/ Hz
OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY
0.80 0.70 0.60 0.50 0.40 0.30 0.20 0.10 0.00 100 IO = 1.5 A IO = 1 mA VI = 5.5 V CO = 2.2 F C(byp) = 0.1 F
Tab is GND
60 50
IO = 1 mA
KTT (DDPAK) PACKAGE (TOP VIEW) EN IN GND OUT BYPASS/FB 1 2 3 4 5
IO = 1.5 A 40 30 20 10 0 1 10 100 1k 10k 100k 1M 10M f - Frequency - Hz
1k
10k
100k
f - Frequency - Hz
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
Copyright (c) 2002-2004, Texas Instruments Incorporated
TPS78601, TPS78618 TPS78625, TPS78628 TPS78630, TPS78633
SLVS389C - SEPTEMBER 2002 - REVISED MARCH 2004
www.ti.com
AVAILABLE OPTIONS
TJ VOLTAGE 1.2 to 5.5 V 1.8 V 2.5 V -40C to 125C 2.8 V 3V 3.3 V (1) PACKAGE SOT223-5 DDPAK SOT223-5 DDPAK SOT223-5 DDPAK SOT223-5 DDPAK SOT223-5 DDPAK SOT223-5 DDPAK PART NUMBER (1) TPS78601DCQ TPS78601KTT TPS78618DCQ TPS78618KTT TPS78625DCQ TPS78625KTT TPS78628DCQ TPS78628KTT TPS78630DCQ TPS78630KTT TPS78633DCQ TPS78633KTT SYMBOL PS78601 TPS78601 PS78618 TPS78618 PS78625 TPS78625 PS78628 TPS78628 PS78630 TPS78630 PS78633 TPS78633
Add R for DCQ devices in tape and reel (quantity = 2500). Add T for KTT devices in 50-piece reel. Add R for KTT devices in 500-piece reel.
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature (unless otherwise noted) (1), (2)
UNIT Input voltage range Voltage range at EN Voltage on OUT Peak output current ESD rating, HBM ESD rating, CDM Continuous total power dissipation Operating virtual junction temperature range, TJ Storage temperature range, Tstg (1) (2) -0.3 V to 6 V -0.3 V to VI + 0.3 V 6V Internally limited 2 kV 500 V See Dissipation Ratings table -40C to 150C -65C to 150C
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to network ground terminal.
PACKAGE DISSIPATION RATINGS
PACKAGE DDPAK SOT223 (1) (2) BOARD High-K (1) Low-K (2) RJC 2 C/W 15 C/W RJA 23 C/W 53 C/W
The JEDEC high-K (2s2p) board design used to derive this data was a 3-in x 3-in (7,5-cm x 7,5-cm), multilayer board with 1 ounce internal power and ground planes and 2 ounce copper traces on top and bottom of the board. The JEDEC low-K (1s) board design used to derive this data was a 3-in x 3-in (7,5-cm x 7,5-cm), two-layer board with 2 ounce copper traces on top of the board.
2
www.ti.com
TPS78601, TPS78618 TPS78625, TPS78628 TPS78630, TPS78633
SLVS389C - SEPTEMBER 2002 - REVISED MARCH 2004
ELECTRICAL CHARACTERISTICS
over recommended operating free-air temperature range EN = VI, TJ = -40 to 125 C, VI = VO(typ) + 1 V, IO= 1 mA, Co = 10 F, C(byp) = 0.01 F (unless otherwise noted)
PARAMETER VI IO TJ Input voltage
(1)
TEST CONDITIONS
MIN 2.7 0 -40
TYP
MAX 5.5 1.5 125
UNIT V A C V V V V
Continuous output current IO (2) Operating junction temperature TPS78601 TPS78618 TPS78625 TJ = 25C, 0 A < IO < 1.5 A (3) TJ = 25C 0 A < IO < 1.5 A TJ = 25C 0 A < IO < 1.5 A TJ = 25C 0 A < IO < 1.5 A TJ = 25C 0 A < IO < 1.5 A TJ = 25C 0 A < IO < 1.5 A 0 A < IO < 1.5 A 0 A < IO < 1.5 A 0 A < IO < 1.5 A VO + 1 V < VI 5.5 V VO + 1 V < VI 5.5 V C(byp) = 0.001 F TJ = 25C TJ = 25C 4.3 V < VI < 5.5 V TJ = 25C 4 V < VI < 5.5 V 3.8 V < VI < 5.5 V 3.5 V < VI < 5.5 V 2.8 V < VI < 5.5 V 1.22 V VO 5.5 V
VO 0.98 VO 1.8 1.764 2.5 2.45 2.8 2.744 3 2.94 3.3 3.234 260 385 7 05 12 66 51 49 48 50 75 110 2.4 0.07 2 0.7 -1 59 52 49 32 1 1 3.5 1 C(byp) = 0.0047 F C(byp) = 0.01 F C(byp) = 0.1 F C(byp) = 0.001 F C(byp) = 0.0047 F C(byp) = 0.01 F 3.366 3.06 2.856 2.55 1.836 1.02 VO
Output voltage TPS78628 TPS78630 TPS78633 Quiescent current (GND current) Load regulation Output voltage line regulation (VO/VO) (4)
V
A mV %/V
Output noise voltage (TPS78630)
BW = 100 Hz to 100 kHz, IO = 1.5 A, TJ = 25C
VRMS
Time, start-up (TPS78630) Output current limit Standby current High level enable input voltage Low level enable input voltage Input current (EN) Input current (FB)
RL = 2 , Co = 1 F, TJ = 25C VO = 0 V (3) EN = 0 V, 2.7 V < VI < 5.5 V 2.7 V < VI < 5.5 V 2.7 V < VI < 5.5 V EN = 0 FB = 1.8 V
s A A V V A A
f = 100 Hz, TJ = 25C, IO = 10 mA Power supply ripple rejection TPS78630 f = 100 Hz, TJ = 25C, IO = 1.5 A f = 10 kHz, TJ = 25C, IO = 1.5 A f = 100 kHz, TJ = 25C, IO = 1.5 A
dB
(1) (2)
To calculate the minimum input voltage for your maximum output current, use the following formula: VI(min) = VO(max) + VDO (max load) Continuous output current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time. (3) The minimum VIN operating voltage is 2.7 V or VO(typ) + 1 V, whichever is greater. The maximum VIN voltage is 5.5 V. The maximum continous output current is 1.5 A. (4) If VO 2.5 V then VImin = 2.7 V, VImax = 5.5 V: V O V Imax * 2.7V Line reg. (mV) + (% V) x1000 100 3
TPS78601, TPS78618 TPS78625, TPS78628 TPS78630, TPS78633
SLVS389C - SEPTEMBER 2002 - REVISED MARCH 2004
www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
over recommended operating free-air temperature range EN = VI, TJ = -40 to 125 C, VI = VO(typ) + 1 V, IO= 1 mA, Co = 10 F, C(byp) = 0.01 F (unless otherwise noted)
PARAMETER TPS78628 Dropout voltage
(5)
TEST CONDITIONS IO = 1.5 A, TJ = 25C IO = 1.5 A IO = 1.5 A, TJ = 25C IO = 1.5 A IO = 1.5 A, TJ = 25C IO = 1.5 A
MIN
TYP 410
MAX 580
UNIT
TPS78630 TPS78633
390 550 340 510
mV
(5)
VIN voltage equals VO(typ) - 100 mV; The TPS78625 and TPS78618 dropout voltage is limited by the input voltage range limitations.
FUNCTIONAL BLOCK DIAGRAM--TPS78633 - ADJUSTABLE VERSION
VIN UVLO Current Sense ILIM GND EN UVLO Thermal Shutdown 250 k Vref R2 _ SHUTDOWN R1 + FB VOUT
External to the Device
VIN
Bandgap Reference
FUNCTIONAL BLOCK DIAGRAM--FIXED VERSION
VIN UVLO GND EN UVLO R2 Thermal Shutdown Current Sense ILIM _ SHUTDOWN R1 + VOUT
VIN
Bandgap Reference
250 k
Vref
Bypass
4
www.ti.com
TPS78601, TPS78618 TPS78625, TPS78628 TPS78630, TPS78633
SLVS389C - SEPTEMBER 2002 - REVISED MARCH 2004
Terminal Functions
TERMINAL NAME BYPASS EN FB GND VIN VOUT ADJ NA 1 5 3 2 4 FIXED 5 1 N/A 3 2 4 I O I I I/O DESCRIPTION An external bypass capacitor, connected to this terminal, in conjunction with an internal resistor, creates a low-pass filter to further reduce regulator noise. The EN terminal is an input which enables or shuts down the device. When EN goes to a logic high, the device will be enabled. When the device goes to a logic low, the device is in shutdown mode. This terminal is the feedback input voltage for the adjustable device. Regulator ground The VIN terminal is the input to the device. The VOUT terminal is the regulated output of the device.
5
TPS78601, TPS78618 TPS78625, TPS78628 TPS78630, TPS78633
SLVS389C - SEPTEMBER 2002 - REVISED MARCH 2004
www.ti.com
TYPICAL CHARACTERISTICS
TPS78630 OUTPUT VOLTAGE vs OUTPUT CURRENT
3.05 3.04 3.03 VO - Output Voltage - V 3.02 3.01 3.00 2.99 2.98 2.97 2.96 2.95 0.0 0.3 0.6 0.9 1.2 1.5 IO - Output Current - A 2.778 0 -40 -25 -10 5 20 35 50 65 80 95 110 125 290 -40 -25 -10 5 20 35 50 65 80 95 110 125 VI = 4 V CO = 10 F TJ = 25C 2.798 5 VI = 3.8 V CO = 10 F 2.794 4 VO - Output Voltage - V Ground Current - A IO = 1 mA 3 2.790
TPS78628 OUTPUT VOLTAGE vs JUNCTION TEMPERATURE
350 340 330 320 310
TPS78628 GROUND CURRENT vs JUNCTION TEMPERATURE
VI = 3.8 V CO = 10 F
IO = 1.5 A
2 2.786 IO = 1.5 A 2.782 1
IO = 1 mA 300
TJ - Junction Temperature - C
TJ - Junction Temperature - C
Figure 1. TPS78630 OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY
Output Spectral Noise Density - V/ Hz Output Spectral Noise Density - V/ Hz 0.80 0.70 0.60 0.50 0.40 0.30 0.20 0.10 0.00 100 IO = 1.5 A IO = 1 mA 0.6 VI = 5.5 V CO = 2.2 F C(byp) = 0.1 F 0.5 IO = 1.5 A 0.4 0.3 0.2 IO = 1 mA 0.1 0.0 100
Figure 2. TPS78630 OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY
3.0 VI = 5.5 V CO = 10 F C(byp) = 0.1 F Output Spectral Noise Density - V/ Hz 2.5
Figure 3. TPS78630 OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY
VI = 5.5 V CO = 10 F IO = 1.5 A
C(byp) = 0.1 F 2.0
C(byp) = 0.0047 F 1.5 C(byp) = 0.01 F 1.0 C(byp) = 0.001 F 0.5 0.0 100
1k
10k
100k
1k
10k
100k
1k
10k
100k
f - Frequency - Hz
f - Frequency - Hz
f - Frequency - Hz
Figure 4.
Figure 5.
Figure 6.
6
www.ti.com
TPS78601, TPS78618 TPS78625, TPS78628 TPS78630, TPS78633
SLVS389C - SEPTEMBER 2002 - REVISED MARCH 2004
TYPICAL CHARACTERISTICS (continued)
TPS78630 ROOT MEAN SQUARED OUTPUT NOISE vs BYPASS CAPACITANCE
RMS - Root Mean Squared Output Noise - V(RMS) 80 V(DO) - Dropout Voltage - mV 70 60 50 40 30 20 10 IO = 1.5 A CO = 10 F BW = 100 Hz to 100 kHz 0.0047 F 0.01 F 0.1 F 600 500 400 300 200 100 0 -40 -25 -10 5 VI = 2.7 V CO = 10 F IO = 1.5 A Ripple Rejection - dB
TPS78628 DROPOUT VOLTAGE vs JUNCTION TEMPERATURE
80 70 60 50
TPS78630 RIPPLE REJECTION vs FREQUENCY
VI = 4 V CO = 10 F C(byp) = 0.01 F
IO = 1 mA
IO = 1.5 A 40 30 20 10 0
0 0.001 F
20 35 50 65 80 95 110 125
1
10
100
1k
10k 100k
1M
10M
C(byp) - Bypass Capacitance - F
TJ - Junction Temperature - C
f - Frequency - Hz
Figure 7. TPS78630 RIPPLE REJECTION vs FREQUENCY
80 70 IO = 1 mA Ripple Rejection - dB 60 50 40 30 20 10 0 1 10 100 1k 10k 100k 1M 10M f - Frequency - Hz IO = 1.5 A VI = 4 V CO = 10 F C(byp) = 0.1 F Ripple Rejection - dB 80 70
Figure 8. TPS78630 RIPPLE REJECTION vs FREQUENCY
80 VI = 4 V CO = 2.2 F C(byp) = 0.01 F Ripple Rejection - dB 70 IO = 1 mA 60 50
Figure 9. TPS78630 RIPPLE REJECTION vs FREQUENCY
VI = 4 V CO = 2.2 F C(byp) = 0.1 F
IO = 1 mA 60 50 IO = 1.5 A 40 30 20 10 0 1 10 100 1k
IO = 1.5 A 40 30 20 10 0
10k 100k
1M
10M
1
10
100
1k
10k 100k
1M
10M
f - Frequency - Hz
f - Frequency - Hz
Figure 10. TPS78618 LINE TRANSIENT RESPONSE
VI - Input Voltage - V VI - Input Voltage - V 5 4 3 2 60 30 0 IO = 1.5 A CO = 10 F C(byp) = 0.01 F dv 1V + ms dt 6 5 4 3 80 40 0 -40 -80 0
Figure 11. TPS78630 LINE TRANSIENT RESPONSE
IO - Output Current - A 2 1 0 -1 150 75 0 -75 -150
Figure 12. TPS78628 LOAD TRANSIENT RESPONSE
IO = 1.5 A CO = 10 F C(byp) = 0.01 F
dv 1V + ms dt
VI = 3.8 V CO = 10 F C(byp) = 0.01 F
di 1.5 A + ms dt
VO - Change in Output Voltage - mV
VO - Change in Output Voltage - mV
-30 -60 0 20 40 60 80 100 120 140 160 180 200 t - Time - s
VO - Change in Output Voltage - mV
20 40 60 80 100 120 140 160 180 200 t - Time - s
0 100 200 300 400 500 600 700 800 900 1000 t - Time - s
Figure 13.
Figure 14.
Figure 15.
7
TPS78601, TPS78618 TPS78625, TPS78628 TPS78630, TPS78633
SLVS389C - SEPTEMBER 2002 - REVISED MARCH 2004
www.ti.com
TYPICAL CHARACTERISTICS (continued)
TPS78630 DC DROPOUT VOLTAGE vs OUTPUT CURRENT
600
VO = 2.5 V RL = 1.6 C(byp) = 0.01 F
TPS78625 POWER UP/POWER DOWN
4.0 3.5 3.0 500 mV/Div 2.5 2.0 1.5
VI
TPS78601 DROPOUT VOLTAGE vs INPUT VOLTAGE
500 450
500 DC Dropout Voltage - mV Dropout Voltage - mV 400 300 200 TJ = -40C 100 0 TJ = 25C TJ = 125C
400 350 300 250 200 150 100 50 0 0 200 400 600 800 1000 1200 1400 2.5 3.0 3.5 4.0 4.5 5.0 IO - Output Current - mA VI - Input Voltage - V IO = 1.5 A CO = 10 F C(byp) = 0.01 F TJ = -40C TJ = 125C
TJ = 25C
1.0 0.5 0 0 1 2 3 4 5 6 7 8 9 10 200 s/Div
VO
Figure 16.
Figure 17. TPS78630 TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR) vs OUTPUT CURRENT
100 ESR - Equivalent Series Resistance - CO = 1 F Region of Instabilty ESR - Equivalent Series Resistance -
Figure 18. TPS78630 TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR) vs OUTPUT CURRENT
100 CO = 2.2 F Region of Instabilty
MINIMUM REQUIRED INPUT VOLTAGE vs OUTPUT VOLTAGE
5.0 Minimum Required Input Voltage - V IO = 1.5 A 4.5 4.0 TJ = 125C 3.5 3.0 TJ = -40C 2.5 2.0 1.5 2.0 2.5 3.0 3.5 4.0 VO - Output Voltage - V TJ = 25C
10
10
1 Region of Stabilty 0.1
1 Region of Stabilty 0.1
0.01 1 30 125 500 1000 1500 IO - Output Current - mA
0.01 1 30 125 500 1000 1500 IO - Output Current - mA
Figure 19.
Figure 20.
Figure 21.
8
www.ti.com
TPS78601, TPS78618 TPS78625, TPS78628 TPS78630, TPS78633
SLVS389C - SEPTEMBER 2002 - REVISED MARCH 2004
TYPICAL CHARACTERISTICS (continued)
TPS78630 TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR) vs OUTPUT CURRENT
100 ESR - Equivalent Series Resistance - CO = 10 F Region of Instabilty Voltage - V 3 2.75 2.50 10 2.25 2 1.75 1.50 1.25 1 0.1 0.75 0.50 0.25 0.01 1 30 125 500 1000 1500 IO - Output Current - mA 0 0 100 200 300 400 500 600 C(byp) = 0.01 F C(byp) = 0.001 F VI = 4 V, CO = 10 F, II = 1.5 A C(byp) = 0.0047 F Enable
START-UP
1 Region of Stabilty
t - Time - ns
Figure 22.
Figure 23.
9
TPS78601, TPS78618 TPS78625, TPS78628 TPS78630, TPS78633
SLVS389C - SEPTEMBER 2002 - REVISED MARCH 2004
www.ti.com
APPLICATION INFORMATION
The TPS786xx family of low-dropout (LDO) regulators has been optimized for use in noise-sensitive battery-operated equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current (265 A typically), and enable input to reduce supply currents to less than 1 A when the regulator is turned off. A typical application circuit is shown in Figure 24.
TPS786xx VI IN
BYPASS
OUT 2.2 F EN + GND
VO 0.01 F 1 F
Figure 24. Typical Application Circuit
External Capacitor Requirements
A 2.2-F or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS786xx, is required for stability and improves transient response, noise rejection, and ripple rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source. Like all low dropout regulators, the TPS786xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is 1 F. Any 1 F or larger ceramic capacitor is suitable. The internal voltage reference is a key source of noise in an LDO regulator. The TPS786xx has a BYPASS pin which is connected to the voltage reference through a 250-k internal resistor. The 250-k internal resistor, in conjunction with an external bypass capacitor connected to the BYPASS pin, creates a low pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. In order for the regulator to operate properly, the current flow out of the BYPASS pin must be at a minimum, because any leakage current creates an IR drop across the internal resistor, thus creating an output error. Therefore, the bypass capacitor must have minimal leakage current. For example, the TPS78630 exhibits only 48 VRMS of output voltage noise using a 0.1-F ceramic bypass capacitor and a 10-F ceramic output capacitor. Note that the output starts up slower as the bypass capacitance increases due to the RC time constant at the bypass pin that is created by the internal 250-k resistor and external capacitor.
Board Layout Recommendation to Improve PSRR and Noise Performance
To improve ac measurements like PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for VIN and VOUT, with each ground plane connected only at the ground pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the ground pin of the device.
Regulator Mounting
The tab of the SOT223-5 package is electrically connected to ground. For best thermal performance, the tab of the surface-mount version should be soldered directly to a circuit-board copper area. Increasing the copper area improves heat dissipation.
10
www.ti.com
TPS78601, TPS78618 TPS78625, TPS78628 TPS78630, TPS78633
SLVS389C - SEPTEMBER 2002 - REVISED MARCH 2004
APPLICATION INFORMATION (continued)
Although the tab of the SOT223-5 is electrically grounded, it is not intended to carry any current. The copper pad that acts as a heat sink should be isolated from the rest of the circuit to prevent current flow through the device from the tab to the ground pin. Solder pad footprint recommendations for the devices are presented in an application bulletin Solder Pad Recommendations for Surface-Mount Devices, literature number AB-132, available from the TI web site (www.ti.com).
Programming the TPS78601 Adjustable LDO Regulator
The output voltage of the TPS78601 adjustable regulator is programmed using an external resistor divider as shown in Figure 29. The output voltage is calculated using: V +V 1 ) R1 O ref R2
where Vref = 1.2246 V typ (the internal reference voltage)
(1)
Resistors R1 and R2 should be chosen for approximately 40-A divider current. Lower value resistors can be used for improved noise performance, but the device wastes more power. Higher values should be avoided, as leakage current at FB increases the output voltage error. The recommended design procedure is to choose R2 = 30.1 k to set the divider current at 40 A, C1 = 15 pF for stability, and then calculate R1 using:
V R1 + V O *1 ref R2
(2)
In order to improve the stability of the adjustable version, it is suggested that a small compensation capacitor be placed between OUT and FB. The approximate value of this capacitor can be calculated as: (3 x 10 -7) x (R1 ) R2) C1 + (R1 x R2) (3) The suggested value of this capacitor for several resistor ratios is shown in the table below. If this capacitor is not used (such as in a unity-gain configuration) then the minimum recommended output capacitor is 2.2 F instead of 1 F.
TPS78601 VI 2.2 F 2V 0.7 V FB GND R2 EN OUT C1 R1 VO 1 F IN OUTPUT VOLTAGE PROGRAMMING GUIDE OUTPUT VOLTAGE 1.8 V 3.6 V R1 R2 C1 33 pF 15 pF
14.0 k 30.1 k 57.9 k 30.1 k
Figure 25. TPS78601 Adjustable LDO Regulator Programming
Regulator Protection
The TPS786xx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.
11
TPS78601, TPS78618 TPS78625, TPS78628 TPS78630, TPS78633
SLVS389C - SEPTEMBER 2002 - REVISED MARCH 2004
www.ti.com
APPLICATION INFORMATION (continued)
The TPS786xx features internal current limiting and thermal protection. During normal operation, the TPS786xx limits output current to approximately 2.8 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds approximately 165C, thermal-protection circuitry shuts it down. Once the device has cooled down to below approximately 140C, regulator operation resumes.
THERMAL INFORMATION
The amount of heat that an LDO linear regulator generates is directly proportional to the amount of power it dissipates during operation. All integrated circuits have a maximum allowable junction temperature (TJmax) above which normal operation is not assured. A system designer must design the operating environment so that the operating junction temperature (TJ) does not exceed the maximum junction temperature (TJmax). The two main environmental variables that a designer can use to improve thermal performance are air flow and external heatsinks. The purpose of this information is to aid the designer in determining the proper operating environment for a linear regulator that is operating at a specific power level. In general, the maximum expected power (PD(max)) consumed by a linear regulator is computed as:
P max + V *V D I(avg) O(avg) I O(avg) )V I(avg) xI (Q)
(4)
where: * VI(avg) is the average input voltage. * VO(avg) is the average output voltage. * IO(avg) is the average output current. * I(Q) is the quiescent current. For most TI LDO regulators, the quiescent current is insignificant compared to the average output current; therefore, the term VI(avg) x I(Q) can be neglected. The operating junction temperature is computed by adding the ambient temperature (TA) and the increase in temperature due to the regulator's power dissipation. The temperature rise is computed by multiplying the maximum expected power dissipation by the sum of the thermal resistances between the junction and the case (RJC), the case to heatsink (RCS), and the heatsink to ambient (RSA). Thermal resistances are measures of how effectively an object dissipates heat. Typically, the larger the device, the more surface area available for power dissipation and the lower the object's thermal resistance. Figure 26 illustrates these thermal resistances for (a) a SOT223 package mounted in a JEDEC low-K board, and (b) a DDPAK package mounted on a JEDEC high-K board.
A CIRCUIT BOARD COPPER AREA C B B RCS A C RSA SOT223 Package (a) DDPAK Package (b) C TC RJC TJ A B
TA
Figure 26. Thermal Resistances
12
www.ti.com
TPS78601, TPS78618 TPS78625, TPS78628 TPS78630, TPS78633
SLVS389C - SEPTEMBER 2002 - REVISED MARCH 2004
THERMAL INFORMATION (continued)
Equation 5 summarizes the computation:
T J + T ) PDmax x R )R )R A JC CS SA
(5)
The RJC is specific to each regulator as determined by its package, lead frame, and die size provided in the regulator's data sheet. The RSA is a function of the type and size of heatsink. For example, black body radiator type heatsinks can have RCS values ranging from 5C/W for very large heatsinks to 50C/W for very small heatsinks. The RCS is a function of how the package is attached to the heatsink. For example, if a thermal compound is used to attach a heatsink to a SOT223 package, RCSof 1C/W is reasonable. Even if no external black body radiator type heatsink is attached to the package, the board on which the regulator is mounted provides some heatsinking through the pin solder connections. Some packages, like the DDPAK and SOT223 packages, use a copper plane underneath the package or the circuit board's ground plane for additional heatsinking to improve their thermal performance. Computer aided thermal modeling can be used to compute very accurate approximations of an integrated circuit's thermal performance in different operating environments (e.g., different types of circuit boards, different types and sizes of heatsinks, and different air flows, etc.). Using these models, the three thermal resistances can be combined into one thermal resistance between junction and ambient (RJA). This RJAis valid only for the specific operating environment used in the computer model. Equation 5 simplifies into Equation 6: T + T ) PDmax x R J A JA Rearranging Equation 6 gives Equation 7: T -T R +JA JA P max
D
(6)
(7)
Using Equation 6 and the computer model generated curves shown in Figure 27 and Figure 30, a designer can quickly compute the required heatsink thermal resistance/board area for a given ambient temperature, power dissipation, and operating environment.
DDPAK Power Dissipation
The DDPAK package provides an effective means of managing power dissipation in surface mount applications. The DDPAK package dimensions are provided in the Mechanical Data section at the end of the data sheet. The addition of a copper plane directly underneath the DDPAK package enhances the thermal performance of the package. To illustrate, the TPS78625 in a DDPAK package was chosen. For this example, the average input voltage is 5 V, the output voltage is 2.5 V, the average output current is 1 A, the ambient temperature 55C, the air flow is 150 LFM, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is: P Dmax + (5 * 2.5) V x 1 A + 2.5 W (8) Substituting TJmax for TJ into Equation 6 gives Equation 9: R max + (125 * 55)C 2.5 W + 28C W JA
2
(9)
From Figure 27, DDPAK Thermal Resistance vs Copper Heatsink Area, the ground plane needs to be 1 cm for the part to dissipate 2.5 W. The operating environment used in the computer model to construct Figure 27 consisted of a standard JEDEC High-K board (2S2P) with a 1 oz. internal copper plane and ground plane. The package is soldered to a 2 oz. copper pad. The pad is tied through thermal vias to the 1 oz. ground plane. Figure 28 shows the side view of the operating environment used in the computer model.
13
TPS78601, TPS78618 TPS78625, TPS78628 TPS78630, TPS78633
SLVS389C - SEPTEMBER 2002 - REVISED MARCH 2004
www.ti.com
THERMAL INFORMATION (continued)
40 No Air Flow
C/W
R JA - Thermal Resistance -
35 150 LFM 30
250 LFM 25
20
15 0.1
1 10 Copper Heatsink Area - cm2
100
Figure 27. DDPAK Thermal Resistance vs Copper Heatsink Area
2 oz. Copper Solder Pad with 25 Thermal Vias
1 oz. Copper Power Plane
1 oz. Copper Ground Plane
Thermal Vias, 0.3 mm Diameter, 1,5 mm Pitch
Figure 28. DDPAK Thermal Resistance From the data in Figure 29 and rearranging Equation 6, the maximum power dissipation for a different ground plane area and a specific ambient temperature can be computed.
14
www.ti.com
TPS78601, TPS78618 TPS78625, TPS78628 TPS78630, TPS78633
SLVS389C - SEPTEMBER 2002 - REVISED MARCH 2004
THERMAL INFORMATION (continued)
5 TA = 55C PD - Maximum Power Dissipation - W
4
250 LFM
150 LFM 3
No Air Flow 2
1 0.1
1 10 Copper Heatsink Area - cm2
100
Figure 29. Maximum Power Dissipation vs Copper Heatsink Area
SOT223 Power Dissipation
The SOT223 package provides an effective means of managing power dissipation in surface mount applications. The SOT223 package dimensions are provided in the Mechanical Data section at the end of the data sheet. The addition of a copper plane directly underneath the SOT223 package enhances the thermal performance of the package. To illustrate, the TPS78625 in a SOT223 package was chosen. For this example, the average input voltage is 3.3 V, the output voltage is 2.5 V, the average output current is 1 A, the ambient temperature 55C, no air flow is present, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is: P Dmax + (3.3 * 2.5) V x 1 A + 800 mW (10) Substituting TJmax for TJ into Equation 6 gives Equation 11: R max + (125 * 55)C 800 mW + 87.5C W JA
2
(11)
From Figure 30, RJA vs PCB Copper Area, the ground plane needs to be 0.55 in for the part to dissipate 800 mW. The operating environment used to construct Figure 30 consisted of a board with 1 oz. copper planes. The package is soldered to a 1 oz. copper pad on the top of the board. The pad is tied through thermal vias to the 1 oz. ground plane.
15
TPS78601, TPS78618 TPS78625, TPS78628 TPS78630, TPS78633
SLVS389C - SEPTEMBER 2002 - REVISED MARCH 2004
www.ti.com
THERMAL INFORMATION (continued)
180
C/W
160 140 120 100 80 60 40 20 0 0.1
No Air Flow
R JA - Thermal Resistance -
1 PCB Copper Area - in2
10
Figure 30. SOT223 Thermal Resistance vs PCB AREA From the data in Figure 30 and rearranging Equation 6, the maximum power dissipation for a different ground plane area and a specific ambient temperature can be computed (see Figure 31).
6 TA = 25C PD - Maximum Power Dissipation - W 5
4 4 in2 PCB Area 3 0.5 in2 PCB Area
2
1
0 0 25 50 75 100 125 150 TA - Ambient Temperature - C
Figure 31. SOT223 Power Dissipation
16
PACKAGE OPTION ADDENDUM
www.ti.com
15-Mar-2004
PACKAGING INFORMATION
ORDERABLE DEVICE TPS78601DCQ TPS78601DCQR TPS78601KTT TPS78601KTTR TPS78601KTTT TPS78618DCQ TPS78618DCQR TPS78618KTT TPS78618KTTR TPS78618KTTT TPS78625DCQ TPS78625DCQR TPS78625KTT TPS78625KTTR TPS78625KTTT TPS78628DCQ TPS78628DCQR TPS78628KTT TPS78628KTTR TPS78628KTTT TPS78630DCQ TPS78630DCQR TPS78630KTT TPS78630KTTR TPS78630KTTT TPS78633DCQ TPS78633DCQR TPS78633KTT TPS78633KTTR TPS78633KTTT STATUS(1) ACTIVE ACTIVE OBSOLETE ACTIVE ACTIVE ACTIVE ACTIVE OBSOLETE ACTIVE ACTIVE ACTIVE ACTIVE OBSOLETE ACTIVE ACTIVE ACTIVE ACTIVE OBSOLETE ACTIVE ACTIVE ACTIVE ACTIVE OBSOLETE ACTIVE ACTIVE ACTIVE ACTIVE OBSOLETE ACTIVE ACTIVE PACKAGE TYPE SOP SOP PFM PFM PFM SOP SOP PFM PFM PFM SOP SOP PFM PFM PFM SOP SOP PFM PFM PFM SOP SOP PFM PFM PFM SOP SOP PFM PFM PFM PACKAGE DRAWING DCQ DCQ KTT KTT KTT DCQ DCQ KTT KTT KTT DCQ DCQ KTT KTT KTT DCQ DCQ KTT KTT KTT DCQ DCQ KTT KTT KTT DCQ DCQ KTT KTT KTT PINS 6 6 5 5 5 6 6 5 5 5 6 6 5 5 5 6 6 5 5 5 6 6 5 5 5 6 6 5 5 5 500 50 500 50 78 2500 500 50 78 2500 500 50 78 2500 500 50 78 2500 500 50 78 2500 PACKAGE QTY 49 2500
(1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Amplifiers Data Converters DSP Interface Logic Power Mgmt Microcontrollers amplifier.ti.com dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com Applications Audio Automotive Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging Wireless Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright 2004, Texas Instruments Incorporated www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony www.ti.com/video www.ti.com/wireless

▲Up To Search▲

Price & Availability of TPS78633KT

	To Download TPS78633KT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .