Part Number Hot Search : 
6608M MAX5463 UF5401 2AMLJ4 KBPC1 GM2110 2E124K STT05XX
Product Description
Full Text Search
 

To Download HEF4070B Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
* The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC * The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC
HEF4070B gates Quadruple exclusive-OR gate
Product specification File under Integrated Circuits, IC04 January 1995
Philips Semiconductors
Product specification
Quadruple exclusive-OR gate
DESCRIPTION The HEF4070B provides the positive quadruple exclusive-OR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.
HEF4070B gates
Fig.2 Pinning diagram.
HEF4070BP(N): 14-lead DIL; plastic (SOT27-1) HEF4070BD(F): 14-lead DIL; ceramic (cerdip) (SOT73) HEF4070BT(D): 14-lead SO; plastic (SOT108-1) ( ): Package Designator North America Fig.1 Functional diagram.
Fig.3 Logic diagram (one gate).
APPLICATION INFORMATION Some examples of applications for the HEF4070B are: * Logical comparators * Parity checkers and generators FAMILY DATA, IDD LIMITS category GATES See Family Specifications
TRUTH TABLE I1 L H L H Note 1. H = HIGH state (the more positive voltage) L = LOW state (the less positive voltage) I2 L L H H O1 L H H L
January 1995
2
Philips Semiconductors
Product specification
Quadruple exclusive-OR gate
AC CHARACTERISTICS VSS = 0 V; Tamb = 25 C; CL = 50 pF; input transition times 20 ns VDD V Propagation delays In On HIGH to LOW 5 10 15 5 LOW to HIGH Output transition times HIGH to LOW 10 15 5 10 15 5 LOW to HIGH 10 15 tTLH tTHL tPLH tPHL 85 35 30 75 30 25 60 30 20 60 30 20 175 75 55 150 65 50 120 60 40 120 60 40 ns ns ns ns ns ns ns ns ns ns ns ns 58 ns 24 ns 21 ns 48 ns 19 ns 17 ns 10 ns 9 ns 6 ns 10 ns 9 ns 6 ns + + + + + + + + + + + + SYMBOL TYP. MAX.
HEF4070B gates
TYPICAL EXTRAPOLATION FORMULA (0,55 ns/pF) CL (0,23 ns/pF) CL (0,16 ns/pF) CL (0,55 ns/pF) CL (0,23 ns/pF) CL (0,16 ns/pF) CL (1,0 ns/pF) CL (0,42 ns/pF) CL (0,28 ns/pF) CL (1,0 ns/pF) CL (0,42 ns/pF) CL (0,28 ns/pF) CL
VDD V Dynamic power dissipation per package (P) 5 10 15
TYPICAL FORMULA FOR P (W) 1100 fi + (foCL) x VDD2 4900 fi + (foCL) x 14 400 fi + (foCL) x VDD2 VDD2 where fi = input freq. (MHz) fo = output freq. (MHz) CL = load capacitance (pF) (foCL) = sum of outputs VDD = supply voltage (V)
January 1995
3


▲Up To Search▲   

 
Price & Availability of HEF4070B

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X