View ICS843004I_281680.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Integrated Circuit Systems, Inc.
ICS843004I
FEMTOCLOCKSTM CRYSTAL-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
FEATURES
* Four 3.3V LVPECL outputs * Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input * Supports the following output frequencies: 212.5MHz, 187.5MHz, 159.375MHz, 156.25MHz, 106.25MHz, 53.125MHz * VCO range: 560MHz - 680MHz * Output skew: 50ps (maximum) * RMS phase jitter @ 212.5MHz, using a 26.5625MHz crystal (2.55MHz - 20MHz): 0.47ps (typical) * Full 3.3V or 2.5V supply modes * -40C to 85C ambient operating temperature * Lead-Free fully RoHS compliant
GENERAL DESCRIPTION
The ICS843004I is a 4 output LVPECL synthesizer optimized to generate Fibre Channel reference HiPerClockSTM clock frequencies and is a member of the HiPerClocksTM family of high performance clock solutions from ICS. Using a 26.5625MHz 18pF parallel resonant crystal, the following frequencies can be generated based on the 2 frequency select pins (F_SEL[1:0]): 212.5MHz, 187.5MHz, 159.375MHz, 156.25MHz, 106.25MHz, and 53.125MHz. The ICS843004I uses ICS' 3rd generation low phase noise VCO technology and can achieve 1ps or lower typical rms phase jitter, easily meeting Fibre Channel jitter requirements. The ICS843004I is packaged in a small 24-pin TSSOP package.
ICS
FREQUENCY SELECT FUNCTION TABLE
Inputs Input Frequency (MHz) 26.5625 26.5625 26.5625 26.5625 26.04166 23.4375 F_SEL1 F_SEL0 0 0 1 1 0 0 0 1 0 1 1 0 M Divider Value 24 24 24 24 24 24 N Divider Value 3 4 6 12 4 3 M/N Divider Value 8 6 4 2 6 8 Output Frequency (MHz) 212.5 159.375 106.25 53.125 156.25 187.5
PIN ASSIGNMENT
nQ1 Q1 VCCo Q0 nQ0 MR nPLL_SEL nc VCCA F_SEL0 VCC F_SEL1 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 nQ2 Q2 VCCO Q3 nQ3 VEE nc nXTAL_SEL TEST_CLK VEE XTAL_IN XTAL_OUT
ICS843004I
BLOCK DIAGRAM
F_SEL[1:0] Pulldown nPLL_SEL
Pulldown
2
24-Lead TSSOP 4.40mm x 7.8mm x 0.92mm package body G Package Top View Q0
F_SEL[1:0] 0 0 /3 1 01 10 11 /4 /6 /12
TEST_CLK Pulldown
26.5625MHz
1
nQO Q1 nQ1
XTAL_IN
OSC
XTAL_OUT nXTAL_SEL
Pulldown
0
Phase Detector
VCO 637.5MHz
(w/26.5625MHz Reference)
0
Q2 nQ2
M = 24 (fixed)
Q3 nQ3
MR
Pulldown
843004AGI
www.icst.com/products/hiperclocks.html
1
REV. A FEBRUARY 11, 2005
Integrated Circuit Systems, Inc.
ICS843004I
FEMTOCLOCKSTM CRYSTAL-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
Type Description Differential output pair. LVPECL interface levels. Output supply pins. Differential output pair. LVPECL interface levels. Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inver ted outputs nQx Pulldown to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels. Selects between the PLL and TEST_CLK as input to the dividers. When Pulldown LOW, selects PLL (PLL Enable). When HIGH, deselects the reference clock (PLL Bypass). LVCMOS/LVTTL interface levels. No connect. Analog supply pin. Pulldown Frequency select pins. LVCMOS/LVTTL interface levels. Core supply pin. Parallel resonant cr ystal interface. XTAL_OUT is the output, XTAL_IN is the input. Negative supply pins. Pulldown LVCMOS/LVTTL clock input. Selects between cr ystal or TEST_CLK inputs as the the PLL Reference Pulldown source. Selects XTAL inputs when LOW. Selects TEST_CLK when HIGH. LVCMOS/LVTTL interface levels. Differential output pair. LVPECL interface levels. Differential output pair. LVPECL interface levels.
TABLE 1. PIN DESCRIPTIONS
Number 1, 2 3, 22 4, 5 6 Name nQ1, Q1 VCCO Q0, nQ0 MR Power Ouput Input Output
7 8, 18 9 10, 12 11 13, 14 15, 19 16 17 20, 21 23, 24
nPLL_SEL nc VCCA F_SEL0, F_SEL1 VCC XTAL_OUT, XTAL_IN VEE TEST_CLK nXTAL_SEL nQ3, Q3 Q2, nQ2
Input Unused Power Input Power Input Power Input Input Output Output
NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.
TABLE 2. PIN CHARACTERISTICS
Symbol CIN RPULLDOWN Parameter Input Capacitance Input Pulldown Resistor Test Conditions Minimum Typical 4 51 Maximum Units pF k
843004AGI
www.icst.com/products/hiperclocks.html
2
REV. A FEBRUARY 11, 2005
Integrated Circuit Systems, Inc.
ICS843004I
FEMTOCLOCKSTM CRYSTAL-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
4.6V -0.5V to VCC + 0.5V 50mA 100mA 70C/W (0 lfpm) -65C to 150C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, VCC Inputs, VI Outputs, IO Continuous Current Surge Current Package Thermal Impedance, JA Storage Temperature, TSTG
TABLE 3A. POWER SUPPLY DC CHARACTERISTICS, VCC = VCCA = VCCO = 3.3V5%, TA = -40C TO 85C
Symbol VCC VCCA VCCO I EE ICCA Parameter Core Supply Voltage Analog Supply Voltage Output Supply Voltage Power Supply Current Analog Supply Current Included in IEE Test Conditions Minimum 3.135 3.135 3.135 Typical 3.3 3.3 3.3 Maximum 3.465 3.465 3.465 130 15 Units V V V mA mA
TABLE 3B. POWER SUPPLY DC CHARACTERISTICS, VCC = VCCA = VCCO = 2.5V5%, TA = -40C TO 85C
Symbol VCC VCCA VCCO I EE ICCA Parameter Core Supply Voltage Analog Supply Voltage Output Supply Voltage Power Supply Current Analog Supply Current Included in IEE Test Conditions Minimum 2.375 2.375 2.375 Typical 2.5 2.5 2.5 Maximum 2.625 2.625 2.625 120 12 Units V V V mA mA
TABLE 3C. LVCMOS / LVTTL DC CHARACTERISTICS, VCC = VCCA = VCCO = 3.3V5% OR 2.5V5%, TA = -40C TO 85C
Symbol VIH VIL IIH IIL Parameter Input High Voltage Input Low Voltage Input High Current Input Low Current Test Conditions VCC = 3.3V 5% VCC = 2.5V 5% VCC = 3.3V 5% VCC = 2.5V 5% VCC = VIN = 3.465V or 2.625V VCC = 3.465V or 2.625V, VIN = 0V -5 Minimum 2.0 1.7 -0.3 -0.3 Typical Maximum VCC + 0.3 VCC + 0.3 0.8 0. 7 150 Units V V V V A A
843004AGI
www.icst.com/products/hiperclocks.html
3
REV. A FEBRUARY 11, 2005
Integrated Circuit Systems, Inc.
ICS843004I
FEMTOCLOCKSTM CRYSTAL-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
Test Conditions Minimum VCCO - 1.4 VCCO - 2.0 0.6 Typical Maximum VCCO - 0.9 VCCO - 1.7 1.0 Units V V V
TABLE 3D. LVPECL DC CHARACTERISTICS, VCC = VCCA = VCCO = 3.3V5% OR 2.5V5%, TA = -40C TO 85C
Symbol VOH VOL VSWING Parameter Output High Voltage; NOTE 1 Output Low Voltage; NOTE 1 Peak-to-Peak Output Voltage Swing
NOTE 1: Outputs terminated with 50 to VCCO - 2V.
TABLE 4. CRYSTAL CHARACTERISTICS
Parameter Mode of Oscillation Frequency Equivalent Series Resistance (ESR) Shunt Capacitance NOTE: Characterized using an 18pF parallel resonant crystal. 23.33 Test Conditions Minimum Typical 26.5625 Maximum 28.33 50 7 Units MHz pF Fundamental
TABLE 5A. AC CHARACTERISTICS, VCC = VCCA = VCCO = 3.3V5%, TA = -40C TO 85C
Symbol Parameter Test Conditions F_SEL[1:0] = 00 fOUT Output Frequency F_SEL[1:0] = 01 F_SEL[1:0] = 10 F_SEL[1:0] = 11 Minimum 186.67 140 93.33 46.67 0.47 0.52 0.52 0.62 0.67 300 600 51 58 Typical Maximum 226.66 170 113.33 56.66 50 212.5MHz, (2.55MHz - 20MHz) 159.375MHz, 1.875MHz -20MHz) Units MHz MHz MHz MHz ps ps ps ps ps ps ps % %
tsk(o)
Output Skew; NOTE 1, 3
tjit(O)
RMS Phase Jitter (Random); NOTE 2
156.25MHz, (1.875MHz - 20MHz) 106.25MHz, (637KHz - 5MHz) 53.125MHz, (637KHz - 5MHz)
tR / tF
Output Rise/Fall Time
20% to 80%
F_SEL[1:0] 00 49 odc Output Duty Cycle F_SEL[1:0] = 00 42 NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions. Measured at VCCO/2. NOTE 2: Please refer to the Phase Noise Plot. NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
843004AGI
www.icst.com/products/hiperclocks.html
4
REV. A FEBRUARY 11, 2005
Integrated Circuit Systems, Inc.
ICS843004I
FEMTOCLOCKSTM CRYSTAL-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
Test Conditions F_SEL[1:0] = 00 F_SEL[1:0] = 01 F_SEL[1:0] = 10 F_SEL[1:0] = 11 Minimum 186.67 140 93.33 46.67 0.49 0.52 0.52 0.65 0.71 300 600 52 58 Typical Maximum 226.66 170 113.33 56.66 50 212.5MHz, (2.55MHz - 20MHz) 159.375MHz, 1.875MHz -20MHz) Units MHz MHz MHz MHz ps ps ps ps ps ps ps % %
TABLE 5B. AC CHARACTERISTICS, VCC = VCCA = VCCO = 2.5V5%, TA = -40C TO 85C
Symbol Parameter
fOUT
Output Frequency
tsk(o)
Output Skew; NOTE 1, 3
tjit(O)
RMS Phase Jitter (Random); NOTE 2
156.25MHz, (1.875MHz - 20MHz) 106.25MHz, (637KHz - 5MHz) 53.125MHz, (637KHz - 5MHz)
tR / tF odc
Output Rise/Fall Time Output Duty Cycle
20% to 80%
F_SEL[1:0] 00 48 F_SEL[1:0] = 00 42 NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions. Measured at VCCO/2. NOTE 2: Please refer to the Phase Noise Plot. NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
843004AGI
www.icst.com/products/hiperclocks.html
5
REV. A FEBRUARY 11, 2005
Integrated Circuit Systems, Inc.
ICS843004I
FEMTOCLOCKSTM CRYSTAL-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
Fibre Channel Jitter Filter 53.125MHz
RMS Phase Jitter (Random) 637Khz to 5MHz = 0.49ps (typical)
TYPICAL PHASE NOISE AT 53.125MHZ AT 3.3V
0 -10 -20 -30 -40 -50 -60
NOISE POWER dBc Hz
-70 -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 -180 -190 100 1k 10k 100k 1M 10M 100M
Raw Phase Noise Data
TYPICAL PHASE NOISE AT 212.5MHZ AT 3.3V
0 -10 -20 -30 -40 -50 -60
Fibre Channel Jitter Filter 212.5MHz
RMS Phase Jitter (Random) 2.55Mhz to 20MHz = 0.47ps (typical)
NOISE POWER dBc Hz
-70 -80 -90 -100 -110 -120 -130 -140 -150 -170 -180 -190 100 1k 10k -160
Raw Phase Noise Data
Phase Noise Result by adding Fibre Channel Filter to raw data
100k 1M 10M 100M
OFFSET FREQUENCY (HZ)
843004AGI
www.icst.com/products/hiperclocks.html
6
REV. A FEBRUARY 11, 2005
Phase Noise Result by adding Fibre Channel Filter to raw data OFFSET FREQUENCY (HZ)
Integrated Circuit Systems, Inc.
ICS843004I
FEMTOCLOCKSTM CRYSTAL-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
PARAMETER MEASUREMENT INFORMATION
2V
2V
V CC, VCCA, VCCO
Qx
SCOPE
V CC, VCCA, VCCO
Qx
SCOPE
LVPECL
nQx
LVPECL
nQx
VEE
VEE
-1.3V 0.33V
-0.5V 0.125V
3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT
2.5V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT
Phase Noise Plot
Noise Power
nQx Qx nQy Qy
Phase Noise Mask
tsk(o)
f1
Offset Frequency
f2
RMS Jitter = Area Under the Masked Phase Noise Plot
OUTPUT SKEW
RMS PHASE JITTER
nQ0:nQ3 80% Clock Outputs 80% VSW I N G 20% tR tF 20% Q0:Q3
Pulse Width t
PERIOD
odc =
t PW t PERIOD
OUTPUT RISE/FALL TIME
843004AGI
OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD
www.icst.com/products/hiperclocks.html
7
REV. A FEBRUARY 11, 2005
Integrated Circuit Systems, Inc.
ICS843004I
FEMTOCLOCKSTM CRYSTAL-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER APPLICATION INFORMATION
POWER SUPPLY FILTERING TECHNIQUES
As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS843004I provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. VCC, VCCA, and VCCO should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10 resistor along with a 10F and a .01F bypass capacitor should be connected to each VCCA.
3.3V or 2.5V VCC .01F VCCA .01F 10F 10
FIGURE 1. POWER SUPPLY FILTERING
TERMINATION FOR 3.3V LVPECL OUTPUT
The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines. FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50 transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 2A and 2B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.
3.3V
Zo = 50 FOUT FIN
125 Zo = 50 FOUT
50 50 VCC - 2V RTT
125
Zo = 50
FIN
RTT =
1 Z ((VOH + VOL) / (VCC - 2)) - 2 o
Zo = 50 84 84
FIGURE 2A. LVPECL OUTPUT TERMINATION
FIGURE 2B. LVPECL OUTPUT TERMINATION
843004AGI
www.icst.com/products/hiperclocks.html
8
REV. A FEBRUARY 11, 2005
Integrated Circuit Systems, Inc.
ICS843004I
FEMTOCLOCKSTM CRYSTAL-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
ground level. The R3 in Figure 3B can be eliminated and the termination is shown in Figure 3C.
TERMINATION
FOR
2.5V LVPECL OUTPUT
Figure 3A and Figure 3B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 to VCC - 2V. For VCCO = 2.5V, the VCCO - 2V is very close to
2.5V
2.5V
2.5V
VCCO=2.5V
VCCO=2.5V
R1 250
Zo = 50 Ohm
R3 250
Zo = 50 Ohm
+
+
Zo = 50 Ohm
Zo = 50 Ohm
2,5V LVPECL Driv er
R2 62.5
2,5V LVPECL Driv er
R4 62.5
R1 50
R2 50
R3 18
FIGURE 3A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE
FIGURE 3B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE
2.5V
VCCO=2.5V
Zo = 50 Ohm
+
Zo = 50 Ohm
2,5V LVPECL Driv er
R1 50
R2 50
FIGURE 3C. 2.5V LVPECL TERMINATION EXAMPLE
CRYSTAL INPUT INTERFACE
The ICS843004I has been characterized with 18pF parallel resonant crystals. The capacitor values shown in Figure 4 below were determined using a 26.5625MHz 18pF parallel resonant crystal and were chosen to minimize the ppm error.
XTAL_OUT C1 33p X1 18pF Parallel Crystal XTAL_IN C2 27p
ICS843004I
Figure 4. CRYSTAL INPUt INTERFACE
843004AGI
www.icst.com/products/hiperclocks.html
9
REV. A FEBRUARY 11, 2005
Integrated Circuit Systems, Inc.
ICS843004I
FEMTOCLOCKSTM CRYSTAL-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
parallel resonant 26.5625MHz crystal is used. The C1=27pF and C2=33pF are recommended for frequency accuracy. For different board layout, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy.
3.3V
LAYOUT GUIDELINE
Figure 5 shows a schematic example of the ICS843004I. An example of LVEPCL termination is shown in this schematic. Additional LVPECL termination approaches are shown in the LVPECL Termination Application Note. In this example, an 18pF
VCC
R2 10
VCCA
Zo = 50 Ohm
R3 133
R5 133
C3 10uF
C4 0.01u
VCC
VCCO
C6 0.1u
12 11 10 9 8 7 6 5 4 3 2 1
+
Zo = 50 Ohm
C7 0.1u
R4 82.5
Logic Control Input Examples
VDD
-
VDD
XTAL_OUT XTAL_IN VEE TEST_CLK nXTAL_SEL VCC VEE nQ3 Q3 VCCO Q2 nQ2
RU1 1K
RU2 Not Install
F_SEL1 VCC F_SEL0 VCCA NC nPLL_SEL MR nQ0 Q0 VCCO Q1 nQ1
Set Logic Input to '1'
Set Logic Input to '0'
R6 82.5
To Logic Input pins
RD1 Not Install
To Logic Input pins
RD2 1K
VCC=3.3V
VCCO=3.3V
R7 133
3.3V
U1 ICS843004
R9 133
13 14 15 16 17 18 19 20 21 22 23 24
Zo = 50 Ohm
+
VCC
VCCO
C2 33pF
X1 26.5625MHz 18pF
Zo = 50 Ohm
-
C1 27pF
C9 0.1u
R8 82.5
C8 0.1u
R10 82.5
FIGURE 5. ICS843004I SCHEMATIC EXAMPLE
843004AGI
www.icst.com/products/hiperclocks.html
10
REV. A FEBRUARY 11, 2005
Integrated Circuit Systems, Inc.
ICS843004I
FEMTOCLOCKSTM CRYSTAL-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER POWER CONSIDERATIONS
This section provides information on power dissipation and junction temperature for the ICS843004I. Equations and example calculations are also provided.
1. Power Dissipation. The total power dissipation for the ICS843004I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for VCC = 3.3V + 5% = 3.465V, which gives worst case results. NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.
* *
Power (core)MAX = VCC_MAX * IEE_MAX = 3.465V * 130mA = 450.45mW Power (outputs)MAX = 30mW/Loaded Output pair If all outputs are loaded, the total power is 4 * 30mW = 120mW
Total Power_MAX (3.465V, with all outputs switching) = 450.45mW + 120mW = 570.45mW
2. Junction Temperature. Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockSTM devices is 125C.
The equation for Tj is as follows: Tj = JA * Pd_total + TA Tj = Junction Temperature JA = Junction-to-Ambient Thermal Resistance Pd_total = Total Device Power Dissipation (example calculation is in section 1 above) TA = Ambient Temperature In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance JA must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 65C/W per Table 6 below. Therefore, Tj for an ambient temperature of 85C with all outputs switching is: 85C + 0.571W * 65C/W = 122.1C. This is below the limit of 125C. This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).
TABLE 6. THERMAL RESISTANCE JA
FOR
24-PIN TSSOP, FORCED CONVECTION
JA by Velocity (Meters per Second)
0
Multi-Layer PCB, JEDEC Standard Test Boards 70C/W
1
65C/W
2.5
62C/W
843004AGI
www.icst.com/products/hiperclocks.html
11
REV. A FEBRUARY 11, 2005
Integrated Circuit Systems, Inc.
ICS843004I
FEMTOCLOCKSTM CRYSTAL-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
3. Calculations and Equations. The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in Figure 6.
VCCO
Q1
VOUT RL 50 VCCO - 2V
FIGURE 6. LVPECL DRIVER CIRCUIT
AND
TERMINATION
To calculate worst case power dissipation into the load, use the following equations which assume a 50 load, and a termination voltage of V - 2V.
CC
*
For logic high, VOUT = V (V
CCO_MAX
OH_MAX
=V
CC_MAX
- 0.9V
-V
OH_MAX
) = 0.9V =V - 1.7V
*
For logic low, VOUT = V (V
CCO_MAX
OL_MAX
CC_MAX
-V
OL_MAX
) = 1.7V
Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low. ))/R ] * (V Pd_H = [(V - (V - 2V))/R ] * (V -V ) = [(2V - (V -V -V )= OH_MAX CC_MAX CC_MAX OH_MAX OH_MAX CC_MAX OH_MAX L CC_MAX L [(2V - 0.9V)/50] * 0.9V = 19.8mW
Pd_L = [(V
OL_MAX
- (V
CC_MAX
- 2V))/R ] * (V
L
CC_MAX
-V
OL_MAX
) = [(2V - (V
CC_MAX
-V
OL_MAX
))/R ] * (V
L
CC_MAX
-V
OL_MAX
)=
[(2V - 1.7V)/50] * 1.7V = 10.2mW Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW
843004AGI
www.icst.com/products/hiperclocks.html
12
REV. A FEBRUARY 11, 2005
Integrated Circuit Systems, Inc.
ICS843004I
FEMTOCLOCKSTM CRYSTAL-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER RELIABILITY INFORMATION
TABLE 7. JAVS. AIR FLOW TABLE
FOR
24 LEAD TSSOP
JA by Velocity (Meters per Second)
0
Multi-Layer PCB, JEDEC Standard Test Boards 70C/W
1
65C/W
2.5
62C/W
TRANSISTOR COUNT
The transistor count for ICS843004I is: 2578
843004AGI
www.icst.com/products/hiperclocks.html
13
REV. A FEBRUARY 11, 2005
Integrated Circuit Systems, Inc.
ICS843004I
FEMTOCLOCKSTM CRYSTAL-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
24 LEAD TSSOP
PACKAGE OUTLINE - G SUFFIX
FOR
TABLE 8. PACKAGE DIMENSIONS
SYMBOL N A A1 A2 b c D E E1 e L aaa 0.45 0 -4.30 0.65 BASIC 0.75 8 0.10 -0.05 0.80 0.19 0.09 7.70 6.40 BASIC 4.50 Millimeters Minimum 24 1.20 0.15 1.05 0.30 0.20 7.90 Maximum
Reference Document: JEDEC Publication 95, MO-153
843004AGI
www.icst.com/products/hiperclocks.html
14
REV. A FEBRUARY 11, 2005
Integrated Circuit Systems, Inc.
ICS843004I
FEMTOCLOCKSTM CRYSTAL-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
Marking Package 24 Lead TSSOP 24 Lead TSSOP 24 Lead "Lead Free" TSSOP 24 Lead "Lead Free" TSSOP Shipping Packaging tube 2500 tape & reel tube 2500 tape & reel Temperature -40C to 85C -40C to 85C -40C to 85C -40C to 85C
TABLE 9. ORDERING INFORMATION
Part/Order Number ICS843004AGI ICS843004AGIT ICS843004AGILF ICS843004AGILFT ICS843004AGI ICS843004AGI TBD TBD
The aforementioned trademark, HiPerClockSTM and FEMTOCLOCKSTM is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments. 843004AGI
www.icst.com/products/hiperclocks.html
15
REV. A FEBRUARY 11, 2005

▲Up To Search▲

Price & Availability of ICS843004I

	To Download ICS843004I Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .