![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
. BR93L46-W/F-W/RF-W/FJ-W/RFJ-W/ FV-W/RFV-W/RFVM-W Features * 1k bit serial EEPROM organized as 64 x 16bit * Low voltage operation Read : 1.8~5.5V Write : 1.8~5.5V * Low current consumption Active : 1.5mA MAX (Vcc=1.8~2.5V) 3mA MAX (Vcc=2.5~5.5V) Standby : 2A MAX * Clock frequency : 500kHz MAX (Vcc=1.8~2.5V) 2MHz MAX (Vcc=2.5~5.5V) * Write cycle time : 5ms MAX * Address auto-increment function during read operation * Automatic erase-before-write function during write operation Pin Configuration BR93L46-W CS 1 SK 2 DI 3 DO 4 8 Vcc 7 NC 6 NC 5 GND BR93L46F-W/FJ-W/FV-W NC 1 Vcc 2 CS 3 SK 4 8 NC 7 GND 6 DO 5 DI DIP8 BR93L46RF-W/RFJ-W /RFV-W/RFVM-W CS 1 SK 2 DI 3 DO 4 8 Vcc 7 NC 6 NC 5 GND SOP8/SOP-J8/SSOP-B8 SOP8/SOP-J8/SSOP-B8/MSOP8 * Inadvertent write protection function Defaults to power up with write-disabled state Pin Functions Software instructions for write-enable/disable Inadvertent write protection at low voltage (Vcc Lock-out function) * READY/BUSY Status indicator function (DO pin) * Schmitt trigger circuit & noise filter are built into SK, DI pin. * TTL compatible input/output * 1,000,000 write cycle typical * 40 years data retention * Operating temperature range : -40~85C Functions Pin Names Chip Select CS Serial Data Clock SK Serial Data Input DI DO Serial Data Output GND Ground Vcc Power Supply Block Diagram CS Instruction Decode Control Clock Generation Voltage Detection Write Disable High Voltage Generation SK DI Instruction Register Address Buffer Data Register 6bit Address Decoder R/W Amps 6bit 1k bit EEPROM Array DO 16bit 16bit 11 1.8V L opeow vo ratin ltag e g 1, Wri 0 0 0 , 0 0 te c 0 ycle Serial 3 Wire Interface Timing chart Read cycle SK CS DI DO 1 1 0 A5 A4 A1 A0 0 D15 D14 D1 Read Data (n) 1 2 4 9 10 25 26 Hi-Z D0 D15 D14 Read Data (n+1) Write cycle SK CS DI DO 1 0 1 A5 A4 A1 A0 D15 D14 D1 D0 1 2 4 9 10 25 STATUS BUSY READY Hi-Z tE/w Write all registers cycle SK CS DI DO 1 0 0 0 1 D15 D14 D1 D0 1 2 4 9 10 25 STATUS BUSY READY Hi-Z tE/w Write enable / disable cycle SK CS DI DO 1 0 0 ENABLE = 1 1 DISABLE = 0 0 Hi-Z Note : BR93LL46F/FV, BR93LC46/F/RF/FJ/RFJ/FV are single-cell types. Please be careful not to confuse w-cell type and single-cell type. ("-W" means double-cell type.) 12 |
Price & Availability of BR93L46F
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |