 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Silicon Bipolar MMIC 3.5 and 5.5 GHz Divide-by-4 Static Prescalers Technical Data IFD-53010 IFD-53110 Features * Wide Operating Frequency Range: IFD-53010: 0.15 to 5.5 GHz IFD-53110: 0.15 to 3.5 GHz * Low Phase Noise: -143 dBc/Hz @ 1 kHz Offset * Output Power: -5 dBm Typ. * Single Supply Voltage Vcc = 5 V or Vee = -5 V * On-Chip Terminations Provide Good Input and Output VSWRs * Hermetic Gold-Ceramic Surface Mount Package 100 mil Stripline Package Description Hewlett-Packard's IFD-53010 and IFD-53110 are low phase noise silicon bipolar static digital frequency dividers using two scaled Emitter-Coupled-Logic (ECL) master-slave D flip-flops and buffer amplifiers. They are housed in hermetic high reliability surface mount packages suitable for commercial, industrial, and military applications. Typical applications include stabilized or digitally controlled local oscillators for GPS, SATCOM or military receivers, and frequency synthesizers and counters in instrumentation systems. The IFD-53110 is a lower cost selected version of the IFD-53010, and is distinguished by a reduced operating frequency range. The IFD series of frequency dividers is fabricated using Hewlett-Packard's 18 GHz, ft, ISOSATTM-2 silicon bipolar process which uses nitride selfalignment, submicrometer lithography, trench isolation, ionimplantation, gold metallization and polyimide intermetal dielectric and scratch protection to achieve excellent device uniformity, performance, and reliability. Pin Configuration 3 V EE 4 RF INPUT 2 RF OUTPUT 1 V CC Functional Block Diagram 1 VCC RF INPUT 4 C C Q Q C C Q Q RF OUTPUT 2 3 VEE 7-151 5965-9115E Absolute Maximum Ratings Symbol Vcc - Vee Pdiss P in Tj TSTG Parameter Device Voltage Power Dissipation[2,3] RF Input Power Junction Temperature Storage Temperature Units V mW dBm C C Absolute Maximum[1] 8 650 +15 200 -65 to +200 Thermal Resistance[2]: jc = 107C/W Notes: 1, Operation of this device above any one of these parameters may cause permanent damage. 2. Tcase = 25C. 3. Derate at 9.3 mW/C for TC 130C. TA = 25C, ZO = 50 , Vcc - Vee = 5.0 V Symbol FMAX FMAX ICC Guaranteed Electrical Specifications, IFD-53010 and IFD-53110 Parameters and Test Conditions IFD-53010: Maximum Clock Frequency IFD-53110: Maximum Clock Frequency Pin = -10 dBm (200 mVpp) Pin = -10 dBm (200 mVpp) Units GHz GHz mA Min. 5.5 3.5 35 Typ. 6.0 5.0 43 50 Max. IFD-53010 and IFD-53110: Supply Current Typical Design Information, TA = 25C, Z0 = 50 , Vcc - Vee = 5.0 V, Pin = -10 dBm. All values apply to both IFD-53010 and IFD-53110. ftest is 5 GHz for IFD-53010 and 3 GHz for IFD-53110 (unless otherwise noted). Symbol F MIN Pin Pout VSWR PN Tr Tf Minimum Clock Input Sensitivity Output Power Input VSWR Output VSWR SSB Phase Noise Output Rise Time, 20% - 80% Output Fall Time, 20% - 80% Parameters and Test Conditions Frequency[1] f = ftest f = 0.15 to ftest f = 0.15 to ftest f = 0.15 to ftest f = 3 GHz, 1 kHz offset f = 5 GHz, 1 kHz offset (IFD-53010 only) f = ftest f = ftest dBc/Hz psec psec Units MHz dBm mVpp dBm mVpp Value 150 -22 50 -5 355 2.0:1 2.5:1 -143 -138 145 85 Note: 1. Minimum clock frequency when driven from a sinusoidal input. Operation to lower frequencies is possible when using input signals with faster rise times, such as occurs in the case of a cascade of two or more IFDs. 7-152 Typical Performance, TA = 25C, ZO = 50 , Vcc - Vee = 5.0 V Graphs apply to both IFD-53010 and IFD-53110 (unless otherwise noted). 0 -10 IFD-53010 & IFD-53110 INPUT SENSITIVITY (dBm) 0 -10 IFD-53010 & IFD-53110 0 IFD-53010 INPUT SENSITIVITY (dBm) -10 INPUT SENSITIVITY (dBm) IFD-53010 -20 -20 -20 -30 -30 -30 -40 -40 -40 -55C 25C 125C 0 1 2 3 4 5 6 7 -50 0 1 2 3 4 5 6 7 -50 0 1 2 3 4 5 6 7 -50 FREQUENCY (GHz) FREQUENCY (GHz) FREQUENCY (GHz) Figure 1. Input Sensitivity vs. Input Frequency and Recommended Operating Ranges for Nominal Operating Conditions (T = 25C , Vcc Vee = 5 V). Figure 2. Input Sensitivity vs. Input Frequency and Recommended Operating Ranges for Worst Case Operating Conditions (-55C < T < 125C and 4.5 V < Vcc - Vee < 5.5 V. Figure 3. Input Sensitivity vs. Input Frequency and Temperature (Vcc - Vee = 5 V). 70 60 + 125C 50 I CC (mA) 2 3:1 0 OUTPUT LEVEL (dBm) 5.5 V -2 5.0 V -4 4.5 V -6 + 25C 40 VSWR 30 20 - 55C 10 0 0 1 2 3 4 5 6 VCC -VEE (V) OUTPUT 2:1 INPUT 1:1 10 -8 100 1000 10000 10 100 1000 10000 FREQUENCY (MHz) FREQUENCY (MHz) Figure 4. Device Current vs. Voltage and Temperature. Figure 5. Input and Output VSWR vs. Frequency. Figure 6. Output Power Level vs. Input Frequency and Vcc - Vee. - 60 +100 V in +200 SSB PHASE NOISE (dBc/Hz) - 80 -100 5 GHz (IFD-53010) -120 0 0 -140 2 TO 4 GHz (IFD-53010 & IFD-53110) -160 1 1kHz OFFSET FREQUENCY 1MHz Vout -100 -200 200 TIME (psec) Figure 7. SSB Phase Noise vs. Offset Frequency, and Input Frequency. Figure 8. IFD-53010 Typical Output Response with 5 GHz Input. 7-153 V out(mV) Vin (mV) BLOCKING CAPACITORS ARE 1000 pF TYP. BYPASS CAPACITORS ARE 47 nF min. BLOCKING CAPACITORS MAY BE OMITTED IF GENERATOR AND LOAD ARE AT V CC LEVEL. TRANSMISSION LINES ARE 50 . V EE = -5.0 V 3 C BY (47 nF min.) C BL 4 F RF INPUT (50 ) VCC 2 C BL F/4 RF OUTPUT (50 ) SWINGS BETWEEN VCC AND VCC -360 mV PIN: 1 V CC =0V Figure 9. Typical ECL Biasing Configuration, IFD-53010 and IFD-53110. BLOCKING CAPACITORS ARE 1000 pF TYP. BYPASS CAPACITOR SHOULD BE 47 nF min. TO ENSURE GOOD SENSITIVITY PERFORMANCE. TRANSMISSION LINES ARE 50 . VEE = 0 V PIN: 3 C BL 4 F RF INPUT (50 ) 2 C BL F/4 RF OUTPUT (50 ) VCC = 5.0 V 1 C BY (47 nF min.) Figure 10. Typical RF Biasing Configuration, IFD-53010 and IFD-53110. LO OUTPUT DIV. BY 4 PROGRAMMABLE DIVIDER VCO PHASE DETECTOR LPF AFC STABLE REFERENCE Figure 11. Typical Stabilized LO Configuration, IFD-53010 and IFD-53110. 7-154 TEST SYSTEM Z O = 50 PIN: 3 V EE = -5.0 V 10 dB 4 2 10 dB SPECTRUM ANALYZER POUT f/4 GENERATOR OUTPUT: FREQUENCY = f LEVEL = P in + 10 dB (INTO 50 LOAD) 1 Z in = 50 VCC = 0 V Figure 12. Sensitivity Test Configuration, IFD-53010 and IFD-53110. Package Dimensions 100 mil Stripline Package 1.02 (0.040) 4 0.51 (0.20) 1 3 NOTES: (unless otherwise specified) 1. DIMENSIONS ARE IN mm (INCHES) 2. TOLERANCES: in .xxx = .005 mm .xx = .13 2 0.10 0.05 (0.004 0.002) 2.54 (0.100) 0.76 (0.030) 12.57 0.76 (0.495 0.030) O 5 7-155 |
Price & Availability of IFD-53110
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |