 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| ICX039DNA Diagonal 8mm (Type 1/2) CCD Image Sensor for PAL Color Video Cameras Description The ICX039DNA is an interline CCD solid-state image sensor suitable for PAL color video cameras with a diagonal 8mm (Type 1/2) system. Smear, sensitivity, D-range, S/N and other characteristics have been greatly improved compared with the ICX039BNA. High sensitivity and low dark current are achieved through the adoption of Ye, Cy, Mg and G complementary color mosaic filters and HAD (Hole-Accumulation Diode) sensors. This chip features a field period readout system and an electronic shutter with variable charge-storage time. This chip is compatible with and can replace the ICX039BNA. 20 pin DIP (Cer-DIP) Pin 1 2 V 12 Features 3 40 H Pin 11 * Low smear (-20dB compared with the ICX039BNA) * High sensitivity (+3.0dB compared with the ICX039BNA) Optical black position * High D range (+2.5dB compared with the ICX039BNA) (Top View) * High S/N * High resolution and low dark current * Excellent antiblooming characteristics * Ye, Cy, Mg, and G complementary color mosaic filters on chip * Continuous variable-speed shutter * Substrate bias: Adjustment free (external adjustment also possible with 6 to 14V) * Reset gate pulse: 5Vp-p adjustment free (drive also possible with 0 to 9V) * Horizontal register: 5V drive Device Structure * Interline CCD image sensor * Image size: Diagonal 8mm (Type 1/2) * Number of effective pixels: 752 (H) x 582 (V) approx. 440K pixels * Total number of pixels: 795 (H) x 596 (V) approx. 470K pixels * Chip size: 7.95mm (H) x 6.45mm (V) * Unit cell size: 8.6m (H) x 8.3m (V) * Optical black: Horizontal (H) direction : Front 3 pixels, rear 40 pixels Vertical (V) direction : Front 12 pixels, rear 2 pixels * Number of dummy bits: Horizontal 22 Vertical 1 (even fields only) * Substrate material: Silicon Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits. -1- E95Y14C99 ICX039DNA Block Diagram and Pin Configuration (Top View) VOUT GND GND VDD SUB V1 V2 V3 2 Ye G Ye Mg Ye G 10 9 8 7 6 5 4 3 Cy Ye G Ye Mg Ye G Cy Mg Cy G Cy Mg Vertical Register Mg Cy G Cy Mg Note) Horizontal Register Note) 11 12 13 14 15 16 17 18 19 20 : Photo sensor GND VDSUB H1 RD VSS GND RG Pin Description Pin No. 1 2 3 4 5 6 7 8 9 10 Symbol V4 V3 V2 SUB GND V1 VL GND VDD VOUT Description Vertical register transfer clock Vertical register transfer clock Vertical register transfer clock Substrate clock GND Vertical register transfer clock Protective transistor bias GND Output circuit supply voltage Signal output Pin No. 11 12 13 14 15 16 17 18 19 20 Symbol VGG VDSUB VSS GND GND RD RG NC H1 H2 Horizontal register transfer clock Horizontal register transfer clock Description Output circuit gate bias Substrate bias circuit supply voltage Output circuit source GND GND Reset drain bias Reset gate clock VGG -2- H2 NC V4 1 VL ICX039DNA Absolute Maximum Ratings Item Substrate clock SUB - GND Supply voltage VDD, VRD, VDSUB, VOUT, VSS - GND VDD, VRD, VDSUB, VOUT, VSS - SUB V1, V2, V3, V4 - GND V1, V2, V3, V4 - SUB Ratings -0.3 to +50 -0.3 to +18 -55 to +10 -15 to +20 to +10 to +15 to +17 -17 to +17 -10 to +15 -55 to +10 -65 to +0.3 -0.3 to +30 -30 to +80 -10 to +60 Unit V V V V V V V V V V V V C C 1 Remarks Clock input voltage Voltage difference between vertical clock input pins Voltage difference between horizontal clock input pins H1, H2 - V4 RG, VGG - GND RG, VGG - SUB VL - SUB Pins other than GND and SUB - VL Storage temperature Operating temperature 1 +27V (Max.) when clock width < 10s, clock duty factor < 0.1%. -3- ICX039DNA Bias Conditions 1 [when used in substrate bias internal generation mode] Item Output circuit supply voltage Reset drain voltage Output circuit gate voltage Output circuit source Protective transistor bias Substrate bias circuit supply voltage Substrate clock Symbol VDD VRD VGG VSS VL VDSUB SUB 14.55 Min. 14.55 14.55 1.75 Typ. 15.0 15.0 2.0 1 15.0 2 15.45 V Max. 15.45 15.45 2.25 Unit V V V VRD = VDD Remarks Grounded with 390 resistor 1 VL setting is the VVL voltage of the vertical transfer clock waveform, or the same supply voltage as the VL power supply for the V driver should be used. (When CXD1267AN is used.) 2 Do not apply a DC bias to the substrate clock pin, because a DC bias is generated within the CCD. Bias Conditions 2 [when used in substrate bias external adjustment mode] Item Output circuit supply voltage Reset drain voltage Output circuit gate voltage Output circuit source Protective transistor bias Substrate bias circuit supply voltage Substrate voltage adjustment range Substrate voltage adjustment precision Symbol VDD VRD VGG VSS VL VDSUB VSUB VSUB 6.0 -3 Min. 14.55 14.55 1.75 Typ. 15.0 15.0 2.0 Max. 15.45 15.45 2.25 Unit V V V VRD = VDD Remarks Grounded with 390 resistor 3 4 14.0 +3 V % 5 5 3 VL setting is the VVL voltage of the vertical transfer clock waveform, or the same supply voltage as the VL power supply for the V driver should be used. (When CXD1267AN is used.) 4 Connect to GND or leave open. 5 The setting value of the substrate voltage (VSUB) is indicated on the back of the image sensor by a special code. When adjusting the substrate voltage externally, adjust the substrate voltage to the indicated voltage. The adjustment precision is 3%. However, this setting value has not significance when used in substrate bias internal generation mode. VSUB code -- one character indication Code and optimal setting correspond to each other as follows. VSUB code E f G h J K L m N P Q R S T U V W Optimal setting 6.0 6.5 7.0 7.5 8.0 8.5 9.0 9.5 10.0 10.5 11.0 11.5 12.0 12.5 13.0 13.5 14.0 DC Characteristics Item Output circuit supply current Symbol IDD Min. Typ. 5.0 -4- Max. 10.0 Unit mA Remarks ICX039DNA Clock Voltage Conditions Item Readout clock voltage VVT VVH1, VVH2 VVH3, VVH4 VVL1, VVL2, VVL3, VVL4 VV Vertical transfer clock voltage | VVH1 - VVH2 | VVH3 - VVH VVH4 - VVH VVHH VVHL VVLH VVLL Horizontal transfer clock voltage Reset gate clock voltage1 VH VHL VRGL VRG VRGLH - VRGLL Substrate clock voltage VSUB 23.0 24.0 4.5 4.75 -0.05 5.0 0 1 5.0 -0.25 -0.25 Symbol Min. Typ. Max. Unit 14.55 15.0 15.45 -0.05 -0.2 0 0 0.05 0.05 -8.5 V V V V Waveform diagram 1 2 2 2 2 2 2 2 2 2 2 2 3 3 4 4 4 5 Low-level coupling High-level coupling High-level coupling Low-level coupling Low-level coupling VVL = (VVL3 + VVL4)/2 VV = VVHn - VVLn (n = 1 to 4) VVH = (VVH1 + VVH2)/2 Remarks -9.6 -9.0 8.3 9.0 9.65 Vp-p 0.1 0.1 0.1 0.5 0.5 0.5 0.5 V V V V V V V 5.25 Vp-p 0.05 V V 5.5 Vp-p 0.8 V 25.0 Vp-p 1 Input the reset gate clock without applying a DC bias. In addition, the reset gate clock can also be driven with the following specifications. Waveform diagram 4 4 Item Reset gate clock voltage Symbol VRGL VRG Min. Typ. Max. Unit -0.2 8.5 0 9.0 0.2 V Remarks 9.5 Vp-p -5- ICX039DNA Clock Equivalent Circuit Constant Item Capacitance between vertical transfer clock and GND Capacitance between vertical transfer clocks Capacitance between horizontal transfer clock and GND Capacitance between horizontal transfer clocks Capacitance between reset gate clock and GND Capacitance between substrate clock and GND Vertical transfer clock series resistor Vertical transfer clock ground resistor Symbol CV1, CV3 CV2, CV4 CV12, CV34 CV23, CV41 CH1 CH2 CHH CRG CSUB R1, R2, R3, R4 RGND Min. Typ. 1800 2200 450 270 64 62 47 8 400 68 15 Max. Unit Remarks pF pF pF pF pF pF pF pF pF V1 CV12 V2 R1 R2 H1 H2 CHH CV23 CH1 CH2 CV1 CV41 CV2 CV4 R4 RGND CV34 CV3 R3 V4 V3 Vertical transfer clock equivalent circuit Horizontal transfer clock equivalent circuit -6- ICX039DNA Drive Clock Waveform Conditions (1) Readout clock waveform 100% 90% II II VVT M M 2 10% 0% tr twh tf 0V (2) Vertical transfer clock waveform V1 VVHH V3 VVHH VVHH VVHL VVHL VVH3 VVHH VVHL VVH1 VVH VVHL VVH VVL1 VVLH VVL3 VVLH VVLL VVL VVL VVLL V2 VVHH VVHH V4 VVH VVHH VVHH VVH VVHL VVH2 VVHL VVHL VVH4 VVHL VVL2 VVLH VVLH VVLL VVL VVL4 VVLL VVL VVH = (VVH1 + VVH2)/2 VVL = (VVL3 + VVL4)/2 VV = VVHn - VVLn (n = 1 to 4) -7- ICX039DNA (3) Horizontal transfer clock waveform tr twh tf 90% VH 10% VHL twl (4) Reset gate clock waveform tr twh tf VRGH twl Point A RG waveform VRGLH VRGL VRGLL VRG VRGL + 0.5V H1 waveform +2.5V VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG. In addition, VRGL is the average value of VRGLH and VRGLL. VRGL = (VRGLH + VRGLL)/2 Assuming VRGH is the minimum value during the period twh, then: VRG = VRGH - VRGL -8- ICX039DNA (5) Substrate clock waveform 100% 90% M VSUB 10% 0% M 2 tf VSUB tr twh Clock Switching Characteristics Item Readout clock Vertical transfer clock Horizontal transfer clock Symbol VT V1, V2, V3, V4 H twh twl tr tf Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. 2.3 2.5 0.5 0.5 15 20 5.38 5.38 11 13 51 20 15 0.01 0.01 3 0.5 19 15 0.01 0.01 3 0.5 Unit Remarks s During readout 250 ns 19 ns s ns s 1 2 During imaging During parallel- H1 serial H2 conversion RG SUB Reset gate clock Substrate clock 1.5 1.8 During drain charge 1 When vertical transfer clock driver CXD1267AN is used. 2 tf tr - 2ns. Item Horizontal transfer clock Symbol H1, H2 two Min. 16 Typ. 20 Max. Unit ns Remarks 3 3 The overlap period for twh and twl of horizontal transfer clocks H1 and H2 is two. -9- ICX039DNA Image Sensor Characteristics Item Sensitivity Saturation signal Smear Video signal shading Uniformity between video signal channels Dark signal Dark signal shading Flicker Y Flicker R-Y Flicker B-Y Line crawl R Line crawl G Line crawl B Line crawl W Lag Symbol S Ysat Sm SHy Sr Sb Ydt Ydt Fy Fcr Fcb Lcr Lcg Lcb Lcw Lag Min. 550 720 0.00032 0.00056 20 25 10 10 2 1 2 5 5 3 3 3 3 0.5 Typ. 660 Max. Unit mV mV % % % % % mV mV % % % % % % % % Measurement method 1 2 3 4 4 5 5 6 7 8 8 8 9 9 9 9 10 (Ta = 25C) Remarks Ta = 60C Zone 0 and I Zone 0 to II' Ta = 60C Ta = 60C Zone Definition of Video Signal Shading 752 (H) 12 12 8 H 8 H 8 V 10 582 (V) Zone 0, I Zone II, II' V 10 6 Ignored region Effective pixel region Measurement System [A] CCD signal output LPF1 (3dB down 6.3MHz) CCD C.D.S AMP SH [C] [Y] Y signal output LPF2 SH (3dB down 1MHz) Chroma signal output Note) Adjust the amplifier gain so that the gain between [A] and [Y] , and between [A] and [C] equals 1. - 10 - ICX039DNA Image Sensor Characteristics Measurement Method Measurement conditions 1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions. (when used with substrate bias external adjustment, set the substrate voltage to the value indicated on the device.) 2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value of Y signal output or chroma signal output of the measurement system. Color coding of this image sensor & Composition of luminance (Y) and chroma (color difference) signals Cy G B Cy Mg Ye G Cy Mg Ye A2 G Ye Mg Cy G Ye A1 Mg As shown in the left figure, fields are read out. The charge is mixed by pairs such as A1 and A2 in the A field. (pairs such as B in the B field) As a result, the sequence of charges output as signals from the horizontal shift register (Hreg) is, for line A1, (G + Cy), (Mg + Ye), (G + Cy), and (Mg + Ye). Hreg Color Coding Diagram These signals are processed to form the Y signal and chroma (color difference) signal. The Y signal is formed by adding adjacent signals, and the chroma signal is formed by subtracting adjacent signals. In other words, the approximation: Y = {(G + Cy) + (Mg + Ye)} x 1/2 = 1/2 {2B + 3G + 2R} is used for the Y signal, and the approximation: R - Y = {(Mg + Ye) - (G + Cy)} = {2R - G} is used for the chroma (color difference) signal. For line A2, the signals output from Hreg in sequence are (Mg + Cy), (G + Ye), (Mg + Cy), (G + Ye). The Y signal is formed from these signals as follows: Y = {(G + Ye) + (Mg + Cy)} x 1/2 = 1/2 {2B + 3G + 2R} This is balanced since it is formed in the same way as for line A1. In a like manner, the chroma (color difference) signal is approximated as follows: - (B - Y) = {(G + Ye) - (Mg + Cy)} = - {2B - G} In other words, the chroma signal can be retrieved according to the sequence of lines from R - Y and - (B - Y) in alternation. This is also true for the B field. - 11 - ICX039DNA Definition of standard imaging conditions 1) Standard imaging condition I: Use a pattern box (luminance 706cd/m2, color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity. 2) Standard imaging condition II: Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm. 1. Sensitivity Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/250s, measure the Y signal (Ys) at the center of the screen and substitute the value into the following formula. S = Ys x 250 [mV] 50 2. Saturation signal Set to standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with average value of the Y signal output, 200mV, measure the minimum value of the Y signal. 3. Smear Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity to 500 times the intensity with average value of the Y signal output, 200mV. When the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value YSm [mV] of the Y signal output and substitute the value into the following formula. Sm = 1 YSm 1 x x x 100 [%] (1/10V method conversion value) 10 200 500 4. Video signal shading Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the Y signal output is 200mV. Then measure the maximum (Ymax [mV]) and minimum (Ymin [mV]) values of the Y signal and substitute the values into the following formula. SHy = (Ymax - Ymin)/200 x 100 [%] 5. Uniformity between video signal channels Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, and then measure the maximum (Crmax, Cbmax [mV]) and minimum (Crmin, Cbmin [mV]) values of the R - Y and B - Y channels of the chroma signal and substitute the values into the following formula. Sr = | (Crmax - Crmin)/200 | x 100 [%] Sb = | (Cbmax - Cbmin)/200 | x 100 [%] 6. Dark signal Measure the average value of the Y signal output (Ydt [mV]) with the device ambient temperature 60C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference. - 12 - ICX039DNA 7. Dark signal shading After measuring 6, measure the maximum (Ydmax [mV]) and minimum (Ydmin [mV]) values of the dark signal output and substitute the values into the following formula. Ydt = Ydmax - Ydmin [mV] 8. Flicker 1) Fy Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, and then measure the difference in the signal level between fields (Yf [mV]). Then substitute the value into the following formula. Fy = (Yf/200) x 100 [%] 2) Fcr, Fcb Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, insert an R or B filter, and then measure both the difference in the signal level between fields of the chroma signal (Cr, Cb) as well as the average value of the chroma signal output (CAr, CAb). Substitute the values into the following formula. Fci = (Ci/CAi) x 100 [%] (i = r, b) 9. Line crawls Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, and then insert a white subject and R, G, and B filters and measure the difference between Y signal lines for the same field (Ylw, Ylr, Ylg, Ylb [mV]). Substitute the values into the following formula. Lci = (Yli/200) x 100 [%] (i = w, r, g, b) 10. Lag Adjust the Y signal output value generated by strobe light to 200mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Ylag). Substitute the value into the following formula. Lag = (Ylag/200) x 100 [%] FLD V1 Light Strobe light timing Y signal output 200mV Output Ylag (lag) - 13 - Drive Circuit 1 (substrate bias internal generation mode) 15V 1 20 19 18 17 16 15 14 13 12 11 22/16V 1M 1/35V 1 100k 2 3 4 XSUB 5 XV2 6 CXD1267AN -9V 3.3/16V XV1 7 XSG1 8 XV3 9 XSG2 10 XV4 0.01 8 9 10 3.3/20V 22/20V 12 3 4 5 6 7 V4 V3 V2 V1 SUB GND VDD VL GND GND GND Vss 390 0.01 180k 100 1/ 6.3V ICX039DNA (BOTTOM VIEW) H2 H1 NC RG RD H1 20 19 18 17 16 15 14 13 12 11 47/ 6.3V H2 VDSUB VGG 27k VOUT - 14 - 0.01 [A] CCD OUT 3.9k ICX039DNA RG Drive Circuit 2 (substrate bias external adjustment mode) 15V 0.1 15k 270k 47k 15k 0.1 0.1 39k 20 56k 1/35V 100k 27k 1/35V 1/35V 19 18 17 16 15 14 13 12 11 22/16V 1M 3.3/16V 1 2 3 XSUB 4 XV2 5 XV1 6 CXD1267AN -9V XSG1 7 8 XV3 9 XSG2 XV4 10 22/20V 12 3 4 5 6 7 8 9 10 3.3/20V 0.01 V4 V3 V2 V1 VL SUB GND GND VDD GND Vss VDSUB 390 0.01 ICX039DNA (BOTTOM VIEW) H2 H1 NC RG RD H1 20 19 18 17 16 15 14 13 12 11 47/ 6.3V H2 180k 100 GND VGG 1/ 6.3V 27k VOUT - 15 - 0.01 [A] CCD OUT 3.9k ICX039DNA RG ICX039DNA Spectral Sensitivity Characteristics (Excludes lens characteristics and light source characteristics) 1.0 Ye 0.8 Cy G Relative Response 0.6 0.4 0.2 Mg 0.0 400 450 500 550 Wave Length [nm] 600 650 700 Sensor Readout Clock Timing Chart V1 V2 Odd Field V3 V4 1.5 33.6 0.2 V1 V2 Even Field V3 V4 2.5 2.6 2.5 2.5 Unit: s - 16 - Drive Timing Chart (Vertical Sync) FLD VD BLK HD 10 15 20 25 320 325 620 625 1 2 3 4 5 310 315 330 335 V1 V2 V3 V4 CCD OUT 581 582 246 1 35 246 13 5 582 581 135 24 6 135 246 340 - 17 - ICX039DNA Drive Timing Chart (Horizontal Sync) HD BLK H1 1 2 3 5 10 10 40 20 22 1 2 3 1 2 3 20 H2 10 745 - 18 - RG V1 V2 V3 V4 SUB 750 752 1 3 5 20 30 ICX039DNA ICX039DNA Notes on Handling 1) Static charge prevention CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures. a) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes. b) When handling directly use an earth band. c) Install a conductive mat on the floor or working table to prevent the generation of static electricity. d) Ionized air is recommended for discharge when handling CCD image sensor. e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges. 2) Soldering a) Make sure the package temperature does not exceed 80C. b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently. c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground. 3) Dust and dirt protection Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them. a) Perform all assembly operations in a clean room (class 1000 or less). b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.) c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass. d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences. e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape. 4) Installing (attaching) a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.) Upper ceramic 39N 29N 29N 0.9Nm Lower ceramic Low melting point glass Shearing strength Tensile strength Torsional strength Compressive strength b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the ceramic portions. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive. - 19 - ICX039DNA c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to other locations as a precaution. d) The upper and lower ceramic are joined by low melting point glass. Therefore, care should be taken not to perform the following actions as this may cause cracks. * Applying repeated bending stress to the outer leads. * Heating the outer leads for an extended period with a soldering iron. * Rapidly cooling or heating the package. * Applying any load or impact to a limited portion of the low melting point glass using tweezers or other sharp tools. * Prying at the upper or lower ceramic using the low melting point glass as a fulcrum. Note that the same cautions also apply when removing soldered products from boards. e) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference) 5) Others a) Do not expose to strong light (sun rays) for long periods, color filters will be discolored. When high luminance objects are imaged with the exposure level control by electronic-iris, the luminance of the image-plane may become excessive and discolor of the color filter will possibly be accelerated. In such a case, it is advisable that taking-lens with the automatic-iris and closing of the shutter during the power-off mode should be properly arranged. For continuous using under cruel condition exceeding the normal using condition, consult our company. b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions. - 20 - Package Outline Unit: mm 20pin DIP (600mil) 0 to 9 9.0 11 (R0.7) 1.4 11 20 A (1.0) (1.7) 0.7 20 ~ 3 C 15.24 1.4 11.55 ~ 3 7.55 V H 15.1 0.3 0.55 B' 0.4 0.7 3.4 0.3 14.6 3 1. "A" is the center of the effective image area. 2. The two points "B" of the package are the horizontal reference. The point "B'" of the package is the vertical reference. 3. The bottom "C" of the package is the height reference. 4. The center of the effective image area, relative to "B" and "B'" is (H, V) = (9.0, 7.55) 0.15mm. 0.83 1.27 1.778 0.46 4.0 0.3 0.4 0.8 0.3 M 5. The rotation angle of the effective image area relative to H and V is 1. 6. The height from the bottom "C" to the effective image area is 1.41 0.15mm. 7. The tilt of the effective image area relative to the bottom "C" is less than 60m. 8. The thickness of the cover glass is 0.75mm, and the refractive index is 1.5. 9. The notch and the hole on the bottom must not be used for reference of fixing. PACKAGE STRUCTURE PACKAGE MATERIAL Cer-DIP LEAD TREATMENT TIN PLATING LEAD MATERIAL 42 ALLOY PACKAGE WEIGHT 2.6g ICX039DNA 0.25 1 18.0 0.4 17.6 10 10 1 (4.0) B ~ - 21 - |
Price & Availability of ICX039BNA
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |