Part Number Hot Search : 
2SD2293 CX2SCSM1 SR2100 APT33 MT5Z43V UPD16876 71256 SR2100
Product Description
Full Text Search

LG50N10 -    High density cell design for ultra low Rdson

LG50N10_8834794.PDF Datasheet


 Full text search :    High density cell design for ultra low Rdson
 Product Description search :    High density cell design for ultra low Rdson


 Related Part Number
PART Description Maker
ISPLSI2128VE ISPLSI2128VE-100LB100 ISPLSI2128VE-10    3.3V In-System Programmable SuperFAST?High Density PLD
CRYSTAL 32.768KHZ 12.5PF SMD
3.3V In-System Programmable SuperFAST?/a> High Density PLD
3.3V In-System Programmable SuperFAST⑩ High Density PLD
3.3V In-System Programmable SuperFAST High Density PLD
CRYSTAL 12.0 MHZ 20PF SMD
3.3V In-System Programmable SuperFASTHigh Density PLD EE PLD, 7.5 ns, PQFP176
3.3V In-System Programmable SuperFASTHigh Density PLD EE PLD, 7.5 ns, PBGA208
3.3V In-System Programmable SuperFASTHigh Density PLD EE PLD, 6 ns, PBGA208
3.3V In-System Programmable SuperFASTHigh Density PLD EE PLD, 10 ns, PBGA100
3.3V In-System Programmable SuperFASTHigh Density PLD EE PLD, 7.5 ns, PBGA100
3.3V In-System Programmable SuperFASTHigh Density PLD EE PLD, 7.5 ns, PQFP160
3.3V In-System Programmable SuperFASTHigh Density PLD EE PLD, 7.5 ns, PQFP100
3.3V In-System Programmable SuperFASTHigh Density PLD 3.3在系统可编程超快⑩高密度可编程逻辑器件
3.3VIn-SystemProgrammableSuperFASTHighDensityPLD
3.3V In-System Programmable SuperFAST?/a> High Density PLD
LATTICE[Lattice Semiconductor]
Lattice Semiconductor Corporation
Lattice Semiconductor, Corp.
ISPLSI1024 ISPLSI1024EA-200LT100 1024EA ISPLSI1024 200 MHz in-system prommable high density PLD
Shielded Paired Cable; Number of Conductors:8; Conductor Size AWG:28; No. Strands x Strand Size:7 x 36; Jacket Material:Polyethylene; Number of Pairs:4; Features:Alumunium Foil Polyester/Tinned Copper Braid; Impedance:120ohm RoHS Compliant: Yes
In-System Programmable High Density PLD
100 MHz in-system prommable high density PLD
Lattice Semiconductor Corporation
LATTICE[Lattice Semiconductor]
http://
ISPLSI2096E-100LQ128 ISPLSI2096E-100LT128 ISPLSI20 In-SystemProgrammableSuperFASTHighDensityPLD
In-System Programmable SuperFAST?/a> High Density PLD
In-System Programmable SuperFAST High Density PLD
In-System Programmable SuperFAST⑩ High Density PLD
In-System Programmable SuperFASTHigh Density PLD EE PLD, 10 ns, PQFP128
In-System Programmable SuperFAST??High Density PLD
LATTICE[Lattice Semiconductor]
Lattice Semiconductor, Corp.
LATTICE SEMICONDUCTOR CORP
WP06R WP06R12D05 WP06R12D12 WP06R12D15 WP06R12S05 High Density 5-6 Watt Wide Input Range DC/DC Converter
5-6 WATT HIGH DENSITY, WIDE INPUT RANGE DC/DC CONVERTER
5-6 WATT HIGH DENSITY/ WIDE INPUT RANGE DC/DC CONVERTER
RECTIFIER SCHOTTKY SINGLE 2A 40V 50A-Ifsm 0.55Vf 0.5A-IR PowerDI-123 3K/REEL
CANDD[C&D Technologies]
DK50-1.0 DK50-1.0M DK44-1.0 DK44-1.0M DK60-1.0 DK6 1.0mm High Density FLEX (300V, 105隆?C)
1.0mm High Density FLEX (300V, 105掳C)
1.0mm High Density FLEX (300V, 105°C)
Yamaichi Electronics Co., Ltd.
http://
QL4016-0PG208M QL4016-0PG208M_883 QL4016-0PL84M QL QuickRAM Combining Performance, Density and Embedded RAM(性能、密度和嵌入式相结合的QuickRAM系列)
90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM
QuickLogic Corp.
List of Unclassifed Manufacturers
SMB10J6.0 SMB10J6.0A SMB10J6.5 SMB10J6.5A SMB8J8.0 High Power Density Surface Mount TRANSZORB㈢ Transient Voltage Suppressors
High Power Density Surface Mount TRANSZORB垄莽 Transient Voltage Suppressors
High Power Density Surface Mount TRANSZORB庐 Transient Voltage Suppressors
High Power Density Surface Mount TRANSZORB? Transient Voltage Suppressors
Vishay Siliconix
http://
EDI3DG328V8D1 EDI3DG328V10D1 8Megx32 Synchronous High Density DRAM Modules 3.3V(125MHz,3.3V,8M x32同步高密度动态RAM模块)
8Megx32 Synchronous High Density DRAM Modules 3.3V(100MHz,3.3V,8M x32同步高密度动态RAM模块) 8Megx32同步高密度DRAM模块3.300MHz的,3.3分X32号,同步高密度动态内存模块)
Bourns, Inc.
ISPLSI5256VA ISPLSI5256VA-70LB208 ISPLSI5256VA-70L In-System Programmable 3.3V SuperWIDE?/a> High Density PLD
In-System Programmable 3.3V SuperWIDE??High Density PLD
In-System Programmable 3.3V SuperWIDEHigh Density PLD
Lattice Semiconductor Corporation
M38230G4-XXXFP M38230G4-XXXHP M38231G4-XXXHP M3823 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 512Kb x 36; Vcc (V): 3.1 to 3.6 V
36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 2.4 to 2.6 V
72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 3.1 to 3.6 V
18-Mbit (512K x 36/1M x 18) Pipelined SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V
72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V
18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V
36-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL(TM) Architecture; Architecture: NoBL, Flow-through; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 1Mb x 72; Vcc (V): 2.4 to 2.6 V
72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 3.1 to 3.6 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 512Kb x 72; Vcc (V): 3.1 to 3.6 V
72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
Sync SRAM; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 2.4 to 2.6 V
72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 1Mb x 72; Vcc (V): 3.1 to 3.6 V
72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V
72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency); Architecture: QDR-II , 4 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency); Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机
72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯位CMOS微机
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机
72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯8位CMOS微机
Sync SRAM; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
Renesas Electronics Corporation.
Renesas Electronics, Corp.
ISPLSI5512VE-155LF256 ISPLSI5512VE-155LB272 ISPLSI In-system programmable 3.3V SuperWIDE high density PLD. fmax 155 MHz, tpd 6.5 ns.
In-system programmable 3.3V SuperWIDE high density PLD. fmax 125 MHz, tpd 7.5 ns.
EE PLD, 10 ns, PBGA388
In-system programmable 3.3V SuperWIDE high density PLD. fmax 100 MHz, tpd 10 ns.
In-system programmable 3.3V SuperWIDE high density PLD. fmax 80 MHz, tpd 12 ns.
LATTICE SEMICONDUCTOR CORP
 
 Related keyword From Full Text Search System
LG50N10 Supply LG50N10 pitch LG50N10 schematic LG50N10 poliester LG50N10 Type
LG50N10 ohm LG50N10 asynchronous LG50N10 inductors LG50N10 reference LG50N10 Iconline
 

 

Price & Availability of LG50N10

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X
1.7571568489075