| |
|
 |
IDT
|
| Part No. |
IDT72V3641 IDT72V3651 72V3631_DS_46855
|
| OCR Text |
...ising edge on CLKA load the bit present on FS0/ SD into the X and Y registers. The number of bit writes required to program the Offset registers is 18/20/22 for the IDT72V3631/72V3641/72V3651 respectively. The first bit write stores the Y-r... |
| Description |
3.3 VOLT CMOS SyncFIFO?
From old datasheet system
|
| File Size |
173.40K /
21 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
quicklogic
|
| Part No. |
QL5030 QL5030_DS
|
| OCR Text |
...ansactions, this port will also present write data to the PCI configuration space or user logic. PCI command and byte enables. During target accesses, the PCI command will be presented on Usr_CBE[3:0] and simultaneously, Usr_Adr_Valid will ... |
| Description |
33 MHz/32-bit PCI Target with Embedded Programmable Logic
and Dual Port SRAM
From old datasheet system
|
| File Size |
194.50K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
Maxim
|
| Part No. |
DS1742
|
| OCR Text |
...tion when the VCC supply is not present. The capability of this internal power supply is sufficient to power the DS1742 continuously for the life of the equipment in which it is installed. For specification purposes, the life expectancy is ... |
| Description |
Y2KC Nonvolatile Timekeeping RAM
From old datasheet system
|
| File Size |
329.70K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY7C9235 7C9235
|
| OCR Text |
...he rising edge of CKW, the data present on the PD0-9 inputs is latched, and routed to the Q 0-9 outputs. This pin is only interpreted when DVB_EN is active (LOW). If the CY7C9235 is only used in SMPTE-259M mode this signal should be tied to... |
| Description |
SMPTE-259M/DVB-ASIScrambler/Controller
From old datasheet system
|
| File Size |
118.09K /
7 Page |
View
it Online |
Download Datasheet |
| |
|
|
Adesto
|
| Part No. |
45DB161E
|
| OCR Text |
...ommand, address, and input data present on the si pin is always latched on the rising edge of sck, while output data on the so pin is always clocked out on the falling edge of sck. ? input si serial input: the si pin is used to shift dat... |
| Description |
AT45DB161E
|
| File Size |
1,079.02K /
73 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY7B8392 7B8392
|
| OCR Text |
...n when coaxial connector is not present * Low power BiCMOS design * 16-Pin DIP or 28-Pin PLCC
Functional Description
The CY7B8392 is a low power coaxial transceiver for Ethernet 10BASE5 and 10BASE2 applications. The device contains all ... |
| Description |
Ethernet Coax Transceiver Interface
From old datasheet system
|
| File Size |
148.19K /
7 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
