| |
|
 |
Vishay
|
| Part No. |
3140RTV
|
| OCR Text |
...ACTERISTICS
Cure Requirements: tack-free in approximately 2 hours. Cure 24 hours at +75F [+24C], 50% RH for each 0.02-in [0.5-mm] thickness. Longer cure at lower humidity levels. Operating Temperature Range: Short Term: -100 to +600F [-75 ... |
| Description |
Protective Coating
|
| File Size |
117.39K /
2 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
QuickLogic Corporation
|
| Part No. |
QL3004
|
| OCR Text |
... (ns) Loads per Half Column a 1 tack tGCKP tGCKB Array Clock Delay Global Clock Pin Delay Global Clock Buffer Delay 1.2 0.7 0.8 2 1.2 0.7 0.8 3 1.3 0.7 0.9 4 1.3 0.7 0.9 8 1.5 0.7 1.1 10 1.6 0.7 1.2 11 1.7 0.7 1.3
a. The array distribute... |
| Description |
PLD Gate pASIC 3 FPGA Combining High Performance and High Density
|
| File Size |
194.93K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
QuickLogic Corporation
|
| Part No. |
QL3006
|
| OCR Text |
...\V QV /RDGV SHU +DOI &ROXPQ D tack tGCKP tGCKB Array Clock Delay Global Clock Pin Delay Global Clock Buffer Delay 1.2 0.7 0.8 1.2 0.7 0.8 1.3 0.7 0.9 1.3 0.7 0.9 1.5 0.7 1.1 1.6 0.7 1.2 1.7 0.7 1.3
D 7KH DUUD\ GLVWULEXWHG QHWZRUN... |
| Description |
PLD Gate pASIC 3 FPGA Combining High Performance and High Density
|
| File Size |
210.82K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
QuickLogic Corporation
|
| Part No. |
QL3025
|
| OCR Text |
... (ns) Loads per Half Column a 1 tack tGCKP tGCKB Array Clock Delay Global Clock Pin Delay Global Clock Buffer Delay 1.2 0.7 0.8 2 1.2 0.7 0.8 3 1.3 0.7 0.9 4 1.3 0.7 0.9 8 1.5 0.7 1.1 10 1.6 0.7 1.2 11 1.7 0.7 1.3
a. The array distribute... |
| Description |
PLD Gate pASIC 3 FPGA Combining High Performance and High Density
|
| File Size |
219.22K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
QuickLogic Corporation
|
| Part No. |
QL3060
|
| OCR Text |
... (ns) Loads per Half Column a 1 tack tGCKP tGCKB Array Clock Delay Global Clock Pin Delay Global Clock Buffer Delay 1.2 0.7 0.8 2 1.2 0.7 0.8 3 1.3 0.7 0.9 4 1.3 0.7 0.9 8 1.5 0.7 1.1 10 1.6 0.7 1.2 11 1.7 0.7 1.3
a. The array distribute... |
| Description |
PLD Gate pASIC 3 FPGA Combining High Performance and High Density
|
| File Size |
248.19K /
19 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
