|
|
 |
SONY
|
Part No. |
ICX415AL
|
OCR Text |
...17 18 19 20 21 22 v dd rg v l sub h 1 h 2 nc nc c sub subcir nc supply voltage reset gate clock protective transistor bias substrate clo...circuit constants c v1 c v2 c v3 c v12 c v23 c v31 c h1 , c h2 c hh c rg c sub r 1 , r 2 ... |
Description |
Diagonal 8mm(Type 1/2) Progressive Scan CCD
|
File Size |
277.49K /
30 Page |
View
it Online |
Download Datasheet
|
|
|
 |
SONY
|
Part No. |
ICX414AQ
|
OCR Text |
...17 18 19 20 21 22 v dd rg v l sub h 1 h 2 nc nc c sub subcir nc supply voltage reset gate clock protective transistor bias substrate clo...circuit constants c v1 c v2 c v3 c v12 c v23 c v31 c h1 , c h2 c hh c rg c sub r 1 , r 2 ... |
Description |
Diagonal 8mm(Type 1/2) Progressive Scan CCD
|
File Size |
255.00K /
28 Page |
View
it Online |
Download Datasheet
|
|
|
 |
SONY
|
Part No. |
ICX414AL
|
OCR Text |
...17 18 19 20 21 22 v dd rg v l sub h 1 h 2 nc nc c sub subcir nc supply voltage reset gate clock protective transistor bias substrate clo...circuit constants c v1 c v2 c v3 c v12 c v23 c v31 c h1 , c h2 c hh c rg c sub r 1 , r 2 ... |
Description |
Diagonal 8mm(Type 1/2) Progressive Scan CCD
|
File Size |
273.72K /
30 Page |
View
it Online |
Download Datasheet
|
|
|
 |
ST Microelectronics
|
Part No. |
TEA2025D TEA2025B
|
OCR Text |
...1 boot 1 gnd gnd feed in 1+ gnd(sub) d94au120 block diagram powerdip 12+2+2 so20 (12+4+4) ordering numbers: tea2025b (pd...circuit. there is no device damage in the case of ex- cessive junction temperature: all that happens... |
Description |
STEREO AUDIO AMPLIFIER
|
File Size |
694.03K /
9 Page |
View
it Online |
Download Datasheet
|
|
|
 |
ST Microelectronics
|
Part No. |
TEA2025D013TR
|
OCR Text |
...1 boot 1 gnd gnd feed in 1+ gnd(sub) d94au120 block diagram powerdip 12+2+2 so20 (12+4+4) ordering numbers: tea2025b (pd...circuit. there is no device damage in the case of ex- cessive junction temperature: all that happens... |
Description |
STEREO AUDIO AMPLIFIER
|
File Size |
723.20K /
9 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Samsung Electronic
|
Part No. |
S3C72H8
|
OCR Text |
...4, 8, or 64 main, and by 4 for sub clock ) power down mode ? idle mode (only cpu clock stops) ? stop mode (main or sub-system oscillation stops) voltage level detector ? v dd level detection circuit (2.2, 2.4, 3, or 4.0v) ? external pin l... |
Description |
Single-Chip CMOS Microcontrollers
|
File Size |
194.88K /
24 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Samsung Electronic
|
Part No. |
S3C72E8 S3P72E8
|
OCR Text |
...frequency: 0.4 mhz - 6 mhz ? sub - system clock frequency: 32 , 768khz ? cpu clock divider circuit (by 4,8 , or 64) instruction execution times ? 0.67, 1.33, 10.7 s at 6mhz ? 0.95, 1.91, 15.3 s at 4.19 mhz ? 122 s at 32.768 k hz ... |
Description |
4-bit Single-Chip CMOS Microcontrollers
|
File Size |
227.61K /
27 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Samsung Electronic
|
Part No. |
S3C7281
|
OCR Text |
... 2, 4khz at 1mhz<main>, 32.8khz<sub>) key interrupt input(quasi-interrupt) falling edge detection(ks0, ks1) stand by mode(idle, stop) rele...circuit needs 100ua or more current on all the below mode) main: operation - 0.5ma at 1mhz, 3v sub... |
Description |
4-bit Single-Chip CMOS Microcontrollers
|
File Size |
148.27K /
21 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|