| |
|
 |
STMicroelectronics N.V.
|
| Part No. |
M29W200BB90N1E M29W200BB55M1F M29W200BT55M1F M29W200BT70M1 -M29W200BT55M6E
|
| OCR Text |
...outputs (dq0-dq7). the data in- puts/outputs output the data stored at the selected address during a bus read operation. during bus write operations they represent the commands sent to the command interface of the internal state machine. da... |
| Description |
2 Mbit (256Kb x8 or 128Kb x16, Boot Block) Low Voltage Single Supply Flash Memory 2兆位256Kb的x828KB的x16插槽，引导块）低电压单电源闪
2 Mbit (256Kb x8 or 128Kb x16, Boot Block) Low Voltage Single Supply Flash Memory 2兆位56Kb的x828KB的x16插槽，引导块）低电压单电源闪
|
| File Size |
167.92K /
22 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
STMicroelectronics N.V.
|
| Part No. |
M29W400BB90N6T M29W400BB90M1T M29W400BB55N1T
|
| OCR Text |
...outputs (dq0-dq7). the data in- puts/outputs output the data stored at the selected address during a bus read operation. during bus write operations they represent the commands sent to the command interface of the internal state machine. da... |
| Description |
4 Mbit 512Kb x8 or 256Kb x16, Boot Block Low Voltage Single Supply Flash Memory
4 Mbit 512Kb x8 or 256Kb x16, Boot Block Low Voltage Single Supply Flash Memory 4兆位512KB的x856Kb的x16插槽，引导块低压单电源闪
|
| File Size |
148.54K /
22 Page |
View
it Online |
Download Datasheet |
| |
|
|
LSI, Corp.
|
| Part No. |
CW001007
|
| OCR Text |
...ress bus enable input when low, puts the address bus drivers into a high impedance state. ape address pipeline enable input when high, this signal enables the address timing pipeline. ale address latch enable input used to control transpare... |
| Description |
32-Bit Microprocessor Core(32位微处理核芯) 32位微处理器内核（32位微处理核芯
|
| File Size |
95.85K /
36 Page |
View
it Online |
Download Datasheet |
| |
|
|
PhaseLink, Corp.
|
| Part No. |
PLL102-108XM
|
| OCR Text |
... bank of ten differential ou t puts. track spread spectrum clocking for emi reduction. programmable delay between clk_int and cl k[t/c] from ? 0.8ns to +3.1ns by programming clkint and fbout skew channel, or from ? 1.1ns to ... |
| Description |
Programmable DDR Zero Delay Clock Driver 可编程复员零延迟时钟驱动
|
| File Size |
155.55K /
10 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
