| |
|
 |
Siemens
|
| Part No. |
SAF82520-N SAF82520-P
|
| OCR Text |
...rmed by an on- chip oscillator, dpll circuits and a programmable baudrate generator. type ordering code package sab 82520-n q67100-h8400 p-lcc-28 (smd ) sab 82520-p q67100-h8014 p-dip-28 saf 82520-n q67100-h8610 p-lcc-28 (smd) sa... |
| Description |
High-Level Serial Communications Controller
|
| File Size |
366.38K /
53 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Integrated Device Technology, Inc.
Integrated Circuit Syst...
|
| Part No. |
IDT82P33731
|
| OCR Text |
...the active refer- ence for each dpll based on the reference monitors, priority tables, revertive and non-revertive settings and other programmable settings ? fractional-n input dividers enable the dplls to lock to a wide range of referenc... |
| Description |
Synchronous Equipment Timing Source for 10G-40G Synchronous Ethernet
Composite clock inputs
|
| File Size |
193.37K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
LSI CORP
|
| Part No. |
T8100A--BAL3-DB T8105---BAL3-BB T8102---BAL3-DB T8100A--SC3-DB
|
| OCR Text |
... 4.096 mhz in the digital pll (dpll). the dpll introduces sufficient jitter on the a or b master output clocks that slave devices falsely interpret as a loss of sync and either snap or slide align to this false sync indication. this, i... |
| Description |
DATACOM, TIME SLOT ASSIGNER, PBGA217
DATACOM, TIME SLOT ASSIGNER, PQFP208
|
| File Size |
1,371.38K /
112 Page |
View
it Online |
Download Datasheet |
| |
|
|
Electronic Theatre Controls, Inc.
|
| Part No. |
RTD2513
|
| OCR Text |
... / v [ 6 ] / d v s xo xi dpll_gnd apll_gnd pll_tst2 pll_tst1 apll_vdd dpll_vdd b+ r- b- g- r+ adc_vdd g+ sog adc_gnd adc_vdd adc_gnd adc_refio b b 3 p b b 3 n t c o n [ 1 2 ] / c o u t / p w m 2 t c o n [ 1 0 ] / v [ 1 ] t c o n ... |
| Description |
Flat Panel Display Controller
|
| File Size |
816.54K /
129 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT82V3001A
|
| OCR Text |
...ns a Digital Phase-Locked Loop (dpll), which generates ST-BUS clocks and framing signals that are phase locked to a 2.048 MHz, 1.544 MHz or 8 kHz input reference. The IDT82V3001A provides eight types of clock signals (C1.5o, C3o, C6o, C2o, ... |
| Description |
WAN PLL WITH SINGLE REFERENCE INPUT
|
| File Size |
317.04K /
27 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
