|
|
 |
ZARLINK[Zarlink Semiconductor Inc]
|
Part No. |
MV1403
|
OCR Text |
...ync. word
CLK FRS TZS D1 D3N-8N Q d1 d3-d8 d1 1 d3 d4 d5 d6 d7 d8
Macrocell transmitting timeslot zero non-sync. word
Figure 3: Tim...bit bursts during timeslot 16. This data along with the TS16 frame marker are also used as inputs to... |
Description |
PCM MACROCELL DEMONSTRATOR
|
File Size |
273.10K /
18 Page |
View
it Online |
Download Datasheet
|
|
|
 |
TOSHIBA[Toshiba Semiconductor]
|
Part No. |
TC7MH574FK
|
OCR Text |
...ng equation: CPD (total) = 20 + 8n
5
2001-10-23
TC7MH574FK
Noise Characteristics (Input: tr = tf = 3 ns)
Characteristics Quiet output maximum dynamic VOL Quiet output minimum dynamic VOL Minimum high level dynamic input voltage V... |
Description |
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic
|
File Size |
114.42K /
8 Page |
View
it Online |
Download Datasheet
|
|
|
 |
INFINEON[Infineon Technologies AG]
|
Part No. |
TITAN19244
|
OCR Text |
...he Section BIP-8 (B1), Line BIP-8N (B2), and Path BIP-8 (B3) errors
Titan 19244
Supports BER algorithm for Signal Fa...bit LVDS parallel buses operating at 622 Mbit/s on the line side for quad STS-192 Compliant with SFI... |
Description |
Semiconductor Solutions for High Speed Communications and Fiber Optic Applications
|
File Size |
891.13K /
2 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Mosel Vitelic Corp MOSEL[Mosel Vitelic, Corp]
|
Part No. |
V826532K04S
|
OCR Text |
...nce 10ns 0.8ns 20ns 15ns 10ns 0.8n 20ns 15ns 7.5ns 0.75 18ns 14ns
16 17 18 19 20 21
0Eh 04h 0Ch 01h 02h 20h
22 23 24 25 26 27 28
DDR SDRAM device attributes : General DDR SDRAM cycle time at CL =2 DDR SDRAM Access time from cloc... |
Description |
2.5 VOLT 32M x 64 HIGH PERFORMANCE UNBUFFERED DDR SDRAM MODULE
|
File Size |
114.15K /
14 Page |
View
it Online |
Download Datasheet
|
|
|
 |

Samsung semiconductor
|
Part No. |
K7S3236T4C-FECI33 K7S3218T4C-FECI33 K7S3236T4C-FECI40 K7S3218T4C-FECI40 K7S3236T4C-FECI45
|
OCR Text |
...E,6F,6G,6H,6J,6K,5L-7L,4M,8M,4N,8N 10R 11R 2R 1R 2A,3A,10A,6C,6R DESCRIPTION Input Clock Q Valid output Output Echo Clock DLL Disable Addres...bit sequential for both read and write operations, requiring two full clock bus cycles. Any request ... |
Description |
1Mx36 & 2Mx18 QDRTM II b4 SRAM
|
File Size |
437.11K /
20 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|